In-place LUT polarity inVersion to mitigate soft errors for FPGAs

In-place Polarity inVersion (IPV) has been proposed to mitigate the single event upset (SEU) induced soft errors for academic VPR FPGA architectures, and this paper extends the original IPV so that it can be used for commercial FPGA architectures. Different from the original IPV, we use a new soft error model based on signal probability and propose a simple yet effective greedy based algorithm. To validate the effectiveness of IPV 2.0, we map circuits by ISE followed by IPV 2.0 to a Xilinx Virtex-5 x5vlx110t FPGA, and inject faults to the mapped circuits during run time. Experiments show that IPV 2.0 reduces soft errors by about 1.4× on average and up to 2× when compared to the circuits mapped by ISE without IPV 2.0.

[1]  Brent E. Nelson,et al.  RapidSmith: Do-It-Yourself CAD Tools for Xilinx FPGAs , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.

[2]  Massimo Violante,et al.  A new reliability-oriented place and route algorithm for SRAM-based FPGAs , 2006, IEEE Transactions on Computers.

[3]  John P. Hayes,et al.  Enhancing design robustness with reliability-aware resynthesis and logic simulation , 2007, ICCAD 2007.

[4]  John P. Hayes,et al.  Enhancing design robustness with reliability-aware resynthesis and logic simulation , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[5]  Michael J. Wirthlin,et al.  SEU mitigation for half-latches in Xilinx Virtex FPGAs , 2003 .

[6]  Zhigang Mao,et al.  Mitigating FPGA interconnect soft errors by in-place LUT inversion , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[7]  M. Wirthlin,et al.  Fine-Grain SEU Mitigation for FPGAs Using Partial TMR , 2008, IEEE Transactions on Nuclear Science.

[8]  Yu Hu,et al.  IPR: In-Place Reconfiguration for FPGA fault tolerance , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[9]  Yu Hu,et al.  Robust FPGA resynthesis based on fault-tolerant Boolean matching , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[10]  Shubu Mukherjee,et al.  Architecture Design for Soft Errors , 2008 .

[11]  Lei He,et al.  In-place decomposition for robustness in FPGA , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[12]  Lei He,et al.  SEU fault evaluation and characteristics for SRAM-based FPGA architectures and synthesis algorithms , 2013, TODE.

[13]  Jing Zhou,et al.  300 Thousand Gates Single Event Effect Hardened SRAM-based FPGA for Space Application (Abstract Only) , 2015, FPGA.