Real-Time Runtime Verification on Chip

We present an algorithmic framework that allows on-line monitoring of past-time MTL specifications in a discrete time setting. The algorithms allow to be synthesized into efficient observer hardware blocks, which take advantage of the highly-parallel nature of hardware designs. For the time-bounded Since operator of past-time MTL we obtain a time complexity that is double logarithmic in the time it is executed at and the given time bounds of the Since operator. This result is promising with respect to a non-interfering monitoring approach that evaluates real-time specifications during the execution of the system-under-test. The resulting hardware blocks are reconfigurable and have applications in prototyping and runtime verification of embedded real-time systems.

[1]  Andreas Steininger,et al.  Past Time LTL Runtime Verification for Microcontroller Binary Code , 2011, FMICS.

[2]  E. Allen Emerson,et al.  Temporal and Modal Logic , 1991, Handbook of Theoretical Computer Science, Volume B: Formal Models and Sematics.

[3]  Amir Pnueli,et al.  The Glory of the Past , 1985, Logic of Programs.

[4]  J. Van Leeuwen,et al.  Handbook of theoretical computer science - Part A: Algorithms and complexity; Part B: Formal models and semantics , 1990 .

[5]  Zeljko Zilic,et al.  Efficient Automata-Based Assertion-Checker Synthesis of PSL Properties , 2006, 2006 IEEE International High Level Design Validation and Test Workshop.

[6]  Armin Biere,et al.  Simple Is Better: Efficient Bounded Model Checking for Past LTL , 2005, VMCAI.

[7]  Katell Morin-Allory,et al.  Proven correct monitors from PSL specifications , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[8]  Felix Klaedtke,et al.  Algorithms for Monitoring Real-Time Properties , 2011, RV.

[9]  D. Borrione,et al.  On-line assertion-based verification with proven correct monitors , 2005, 2005 International Conference on Information and Communication Technology.

[10]  Grigore Rosu,et al.  Monitoring Algorithms for Metric Temporal Logic Specifications , 2004, RV@ETAPS.

[11]  Dejan Nickovic,et al.  Real Time Temporal Logic: Past, Present, Future , 2005, FORMATS.

[12]  Jirí Srba,et al.  Comparing the Expressiveness of Timed Automata and Timed Extensions of Petri Nets , 2008, FORMATS.

[13]  Grigore Rosu,et al.  Hardware Runtime Monitoring for Dependable COTS-Based Real-Time Embedded Systems , 2008, 2008 Real-Time Systems Symposium.

[14]  Lee Pike,et al.  Runtime Verification for Ultra-Critical Systems , 2011, RV.

[15]  Sebastian Fischmeister,et al.  Time-Aware Instrumentation of Embedded Software , 2010, IEEE Transactions on Industrial Informatics.

[16]  Christel Baier,et al.  Principles of model checking , 2008 .

[17]  Grigore Rosu,et al.  Efficient monitoring of safety properties , 2004, International Journal on Software Tools for Technology Transfer.

[18]  Gordon J. Pace,et al.  Safe Runtime Verification of Real-Time Properties , 2009, FORMATS.

[19]  Jerzy Tiuryn,et al.  Logics of Programs , 1991, Handbook of Theoretical Computer Science, Volume B: Formal Models and Sematics.

[20]  Sumesh Divakaran,et al.  Conflict-Tolerant Real-Time Specifications in Metric Temporal Logic , 2010, 2010 17th International Symposium on Temporal Representation and Reasoning.

[21]  Thomas A. Henzinger,et al.  Real-time logics: complexity and expressiveness , 1990, [1990] Proceedings. Fifth Annual IEEE Symposium on Logic in Computer Science.

[22]  Zohar Manna,et al.  The Temporal Logic of Reactive and Concurrent Systems , 1991, Springer New York.

[23]  Grigore Rosu,et al.  An Overview of the Runtime Verification Tool Java PathExplorer , 2004, Formal Methods Syst. Des..

[24]  Jeffrey D. Ullman,et al.  Introduction to Automata Theory, Languages and Computation , 1979 .

[25]  Pallab Dasgupta,et al.  Synthesis of System Verilog Assertions , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[26]  Harold S. Stone,et al.  A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations , 1973, IEEE Transactions on Computers.

[27]  Mahesh Viswanathan,et al.  Runtime Assurance Based On Formal Specifications , 1999, PDPTA.

[28]  Kousha Etessami,et al.  Analysis of Recursive Game Graphs Using Data Flow Equations , 2004, VMCAI.