Performance analysis of multistage interconnection networks with shared-buffered switching elements for ATM switching

The performance evaluation of multistage self-routing interconnection networks for asynchronous transfer mode (ATM) switching is carried out by means of an analytical approach. The switching elements in the interconnection network are provided with a buffer shared among all the inlets and outlets of the element and no backpressure signals are exchanged between adjacent stages. Two analytical models are considered: the scalar model and the vectorial model. In the former case the addresses of the packets in the same buffer are assumed to be mutually independent, whereas in the latter case the model keeps memory of the addresses of the packets stored in the buffer across consecutive time slots. The vectorial model provides performance measures much more accurate than the scalar model.<<ETX>>

[1]  Robert J. McMillen,et al.  The Multistage Cube: A Versatile Interconnection Network , 1981, Computer.

[2]  Mark J. Karol,et al.  Queueing in high-performance packet switching , 1988, IEEE J. Sel. Areas Commun..

[3]  Tse-Yun Feng,et al.  On a Class of Multistage Interconnection Networks , 1980, IEEE Transactions on Computers.

[4]  Alan Huang,et al.  Starlite: a wideband digital switch , 1991 .

[5]  Duncan H. Lawrie,et al.  Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.

[6]  Jonathan S. Turner,et al.  Queueing analysis of buffered switching networks , 1993, IEEE Trans. Commun..

[7]  W. D. Sincoskie,et al.  Sunshine: a high performance self-routing broadband packet switch architecture , 1990, International Symposium on Switching.

[8]  Achille Pattavina,et al.  A broadband packet switch with input and output queueing , 1990, International Symposium on Switching.

[9]  Daniel M. Dias,et al.  Analysis and Simulation of Buffered Delta Networks , 1981, IEEE Transactions on Computers.

[10]  Ted H. Szymanski,et al.  Markov chain analysis of packet-switched banyans with arbitrary switch sizes, queue sizes, link multiplicities and speedups , 1989, IEEE INFOCOM '89, Proceedings of the Eighth Annual Joint Conference of the IEEE Computer and Communications Societies.

[11]  Tse-Yun Feng,et al.  The Reverse-Exchange Interconnection Network , 1980, IEEE Trans. Computers.

[12]  Yih-Chyun Jenq,et al.  Performance Analysis of a Packet Switch Based on Single-Buffered Banyan Network , 1983, IEEE J. Sel. Areas Commun..

[13]  Yoshito Sakurai,et al.  Large scale atm multi-stage switching network with shared buffer memory switches , 1990, International Symposium on Switching.

[14]  Joseph Y. Hui,et al.  A Broadband Packet Switch for Integrated Transport , 1987, IEEE J. Sel. Areas Commun..

[15]  Manoj Kumar,et al.  Performance enhancement in buffered delta networks using crossbar switches and multiple links , 1984, J. Parallel Distributed Comput..