DSP-RAM: A logic-enhanced memory architecture for communication signal processing

In this paper a new parallel computational RAM (C/spl middot/RAM) architecture, called DSP-RAM, is proposed to speed up a class of digital signal processing (DSP) algorithms in telecommunications. The proposed architecture integrates memory and single instruction stream, multiple data stream (SIMD) parallel processing into a single chip. Key elements of the architecture were designed to verify their cost in silicon area. A software simulator was written in C++ to evaluate the performance of DSP-RAM implementations of critical components in the ITU G.728 voice coding standard.

[1]  Shin'ichiro Okazaki,et al.  A 3.84 gips integrated memory array processor , 1996, Syst. Comput. Jpn..

[2]  Christoforos E. Kozyrakis,et al.  A case for intelligent RAM , 1997, IEEE Micro.

[3]  Duncan G. Elliott,et al.  Computational RAM: Implementing Processors in Memory , 1999, IEEE Des. Test Comput..

[4]  Yen-Chun Lin,et al.  A Low-Delay CELP Coder for the CCITT 16 kb/s Speech Coding Standard , 1992, IEEE J. Sel. Areas Commun..

[5]  Duncan G. Elliott,et al.  Computational Ram: A Memory-simd Hybrid And Its Application To Dsp , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.