High-level synthesis of asynchronous circuits from control data flow graph representations