Timing-Accurate Estimation of IR-Drop Impact on Logic- and Clock-Paths During At-Speed Scan Test

IR-drop induced false capture failures and test clock stretch are severe problems in at-speed scan testing. We propose a new method to efficiently and accurately identify these problems. For the first time, our approach considers the additional dynamic power caused by glitches, the spatial and temporal distribution of all toggles, and their impact on both logic paths and the clock tree without time-consuming electrical simulations.

[1]  Mark Mohammad Tehranipoor,et al.  Power-aware test generation with guaranteed launch safety for at-speed scan testing , 2011, 29th VLSI Test Symposium.

[2]  Hans-Joachim Wunderlich,et al.  High-Throughput Logic Timing Simulation on GPGPUs , 2015, TODE.

[3]  William V. Huott,et al.  On-chip Timing Uncertainty Measurements on IBM Microprocessors , 2008, 2008 IEEE International Test Conference.

[4]  Kurt Keutzer,et al.  On average power dissipation and random pattern testability of CMOS combinational logic networks , 1992, ICCAD.

[5]  Pankaj Pant,et al.  Understanding Power Supply Droop during At-Speed Scan Testing , 2009, 2009 27th IEEE VLSI Test Symposium.

[6]  J. Jiang,et al.  MIRID: Mixed-Mode IR-Drop Induced Delay Simulator , 2013, 2013 22nd Asian Test Symposium.

[7]  Xiaoqing Wen,et al.  A Capture-Safety Checking Metric Based on Transition-Time-Relation for At-Speed Scan Testing , 2013, IEICE Trans. Inf. Syst..

[8]  Kenneth M. Butler,et al.  A case study of ir-drop in structured at-speed testing , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[9]  Mark Mohammad Tehranipoor,et al.  Layout-Aware Critical Path Delay Test Under Maximum Power Supply Noise Effects , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Xiaoqing Wen,et al.  Logic/Clock-Path-Aware At-Speed Scan Test Generation for Avoiding False Capture Failures and Reducing Clock Stretch , 2015, 2015 IEEE 24th Asian Test Symposium (ATS).

[11]  Resve A. Saleh,et al.  Power Supply Noise in SoCs: Metrics, Management, and Measurement , 2007, IEEE Design & Test of Computers.

[12]  Kazumi Hatayama,et al.  A fast and accurate per-cell dynamic IR-drop estimation method for at-speed scan test pattern validation , 2012, 2012 IEEE International Test Conference.

[13]  Vinay Jayaram,et al.  Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[14]  Jeff Rearick,et al.  Calibrating clock stretch during AC scan testing , 2005, IEEE International Conference on Test, 2005..