Use of Formal Methods for verification and optimization of Fault Lists in the scope of ISO26262

This work aims at an alternative method to verify the correctness of Fault Lists generated by fault simulators tools in context of safety verification. The lists generated by simulation tools are verified against lists from formal tools. The consistency evaluation between the lists supports the Tool Confidence Level (TCL) assessment, defined in the ISO26262. In addition, formal tools have the potential of performing optimization in Fault Lists by annotation of the expected behavior of the design under fault. Our work demonstrates the feasibility of using Formal Methods to verify and optimize the fault list from simulators. Results indicate an average reduction of 29.5% on the number of faults to be simulated and demonstrate that it is possible to achieve TCL by verification of the fault lists.

[1]  Ching-Te Chiu,et al.  Assessing automotive functional safety microprocessor with ISO 26262 hardware requirements , 2014, Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test.

[2]  Ulf Schlichtmann,et al.  Where formal verification can help in functional safety analysis , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[3]  Zebo Peng,et al.  Test tool qualification through fault injection , 2012, 2012 17th IEEE European Test Symposium (ETS).

[4]  Heinrich Theodor Vierhaus,et al.  Evaluating Coverage of Error Detection Logic for Soft Errors using Formal Methods , 2006, Proceedings of the Design Automation & Test in Europe Conference.