Novel ternary D-Flip-Flap-Flop and counter based on successor and predecessor in nanotechnology
暂无分享,去创建一个
[1] Farhad Razaghian,et al. A Novel Energy-Efficient Ternary Successor and Predecessor Using CNTFET , 2016, Circuits Syst. Signal Process..
[2] Keivan Navi,et al. Carbon Nanotube Field Effect Transistor Switching Logic for Designing Efficient Ternary Arithmetic Circuits , 2017 .
[3] Esmail Roosta,et al. A Novel Multiplexer-Based Quaternary Full Adder in Nanoelectronics , 2019, Circuits Syst. Signal Process..
[4] Ali Jalali,et al. Effective Reduction in Crosstalk Effects in Quaternary Integrated Circuits Using Mixed Carbon Nanotube Bundle Interconnects , 2018 .
[5] Sajjad Etezadi,et al. A Novel Very Low-Complexity Multi-valued Logic Comparator in Nanoelectronics , 2020, Circuits Syst. Signal Process..
[6] Anu Gupta,et al. Design of High Speed Ternary Full Adder and Three-Input XOR Circuits Using CNTFETs , 2015, 2015 28th International Conference on VLSI Design.
[7] R. Stuart Mackay,et al. Ternary Counters , 1955, IRE Trans. Electron. Comput..
[8] H. Wong,et al. A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.
[9] Yong-Bin Kim,et al. Design of a Ternary Memory Cell Using CNTFETs , 2012, IEEE Transactions on Nanotechnology.
[10] Seied Ali Hosseini,et al. Novel energy-efficient and high-noise margin quaternary circuits in nanoelectronics , 2019, AEU - International Journal of Electronics and Communications.
[11] Mohammad Hossein Moaiyeri,et al. Comparative Analysis of Simultaneous Switching Noise Effects in MWCNT Bundle and Cu Power Interconnects in CNTFET-Based Ternary Circuits , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[12] Keivan Navi,et al. Method for designing ternary adder cells based on CNFETs , 2017, IET Circuits Devices Syst..
[13] Ali Jalali,et al. Active Shielding of MWCNT Bundle Interconnects: An Efficient Approach to Cancellation of Crosstalk-Induced Functional Failures in Ternary Logic , 2019, IEEE Transactions on Electromagnetic Compatibility.
[14] Balwinder Raj,et al. Design and analysis of electrostatic doped Schottky barrier CNTFET based low power SRAM , 2017 .
[15] Yong-Bin Kim,et al. CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits , 2011, IEEE Transactions on Nanotechnology.
[16] Shaahin Hessabi,et al. A low-power single-ended SRAM in FinFET technology , 2019, AEU - International Journal of Electronics and Communications.
[17] Maryam Shahangian,et al. Design of a Multi-digit Binary-to-Ternary Converter Based on CNTFETs , 2018, Circuits Syst. Signal Process..
[18] Themistoklis Haniotakis,et al. Power efficient synchronous counter design , 2019, Comput. Electr. Eng..
[19] Seied Ali Hosseini,et al. A new low power multiplexer based ternary multiplier using CNTFETs , 2018, AEU - International Journal of Electronics and Communications.