Linking aging measurements of health-monitors and specifications for multi-processor SoCs

A new generation of highly dependable multi-processor Systems-on-Chip for safety-critical applications under harsh environments with zero down-time is emerging. In this paper1, the approach towards reaching this ultimate goal is explained. Crucial is this method is linking the measurement data of so-called (on-chip) health monitors during life time with the measurements of degrading key performance parameters of the cores involved. The focus will be here on processor cores, with delay as one of the most critical aging dependent parameters. An extensive (accelerated)-test program was set-up to evaluate the aging of both the health monitors as well as delay of an industrial reconfigurable processor core in harsh environments. The correlation between them will serve as the basis of real-time on-chip health-monitoring based prognostics for life-time prediction, enabling a zero down-time for safety-critical applications.

[1]  A. Elwany,et al.  Real-Time Estimation of Mean Remaining Life Using Sensor-Based Degradation Models , 2009 .

[2]  Hans G. Kerkhoff,et al.  A Dependability Solution for Homogeneous MPSoCs , 2011, 2011 IEEE 17th Pacific Rim International Symposium on Dependable Computing.

[3]  Michael Pecht,et al.  Predicting the reliability of electronic equipment , 1994 .

[4]  Subhasish Mitra,et al.  Delay defect characteristics and testing strategies , 2003, IEEE Design & Test of Computers.

[5]  Yong Zhao,et al.  An embedded health-monitoring infrastructure for a reliable multi-core processor , 2013 .

[6]  C.H. Kim,et al.  Silicon Odometer: An On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits , 2007, 2007 IEEE Symposium on VLSI Circuits.

[7]  Yu Cao,et al.  Guest Editors' Introduction: Reliability Challenges in Nano-CMOS Design , 2009, IEEE Des. Test Comput..

[8]  P. Lall,et al.  Prognostics and health management of electronics , 2006, 2006 11th International Symposium on Advanced Packaging Materials: Processes, Properties and Interface.

[9]  Yong Zhao,et al.  Power-dissipation comparison of two dependability approaches for multi-processor systems , 2013, 2013 8th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS).

[10]  Xiaofei Wang,et al.  On-chip reliability monitors for measuring circuit degradation , 2010, Microelectron. Reliab..

[11]  Yong Zhao,et al.  The design of dependable flexible multi-sensory System-on-Chips for security applications , 2012, 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[12]  Shalabh Goyal,et al.  Alternate Test Methodology for High Speed A/D Converter Testing on Low Cost Tester , 2005, 14th Asian Test Symposium (ATS'05).