Selective Device Structure Scaling and Parasitics Engineering: A Way to Extend the Technology Roadmap

We propose a path for extending the technology roadmap when currently considered technology boosters (e.g., strain, high-kappa/metal gate) reach their limits and physical gate length can no longer be effectively scaled down. By judiciously engineering the device parasitic resistance and parasitic capacitance, and considering the impact of the interconnect wiring capacitance, we propose scenarios of selective device structure scaling that will enable technology scaling and contacted gate pitch scaling for several generations beyond the currently perceived limits.

[1]  T. Takahashi,et al.  Proof of Ge-interfacing Concepts for Metal/High-k/Ge CMOS - Ge-intimate Material Selection and Interface Conscious Process Flow , 2007, 2007 IEEE International Electron Devices Meeting.

[2]  C. Faulkner,et al.  A new route to zero-barrier metal source/drain MOSFETs , 2004, IEEE Transactions on Nanotechnology.

[3]  J. Koga,et al.  High-performance 50-nm-gate-length Schottky-source/drain MOSFETs with dopant-segregation junctions , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[4]  Jason C. S. Woo,et al.  Advanced Model and Analysis of Series Resistance for CMOS Scaling Into Nanometer Regime—Part I: , 2002 .

[5]  S. Thompson,et al.  Moore's law: the future of Si microelectronics , 2006 .

[6]  S. Thompson,et al.  Key differences for process-induced uniaxial vs. substrate-induced biaxial stressed Si and Ge channel MOSFETs , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[7]  Craig J Hawker,et al.  Defect-free nanoporous thin films from ABC triblock copolymers. , 2006, Journal of the American Chemical Society.

[8]  H. Wong,et al.  Modeling and Analysis of Planar-Gate Electrostatic Capacitance of 1-D FET With Multiple Cylindrical Conducting Channels , 2007, IEEE Transactions on Electron Devices.

[9]  Y. Nishi,et al.  Fermi-level depinning in metal/Ge Schottky junction and its application to metal source/drain Ge NMOSFET , 2008, 2008 Symposium on VLSI Technology.

[10]  R. Chau,et al.  A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging , 2007, 2007 IEEE International Electron Devices Meeting.

[11]  J. Woo,et al.  Advanced model and analysis of series resistance for CMOS scaling into nanometer regime. I. Theoretical derivation , 2002 .

[12]  P. Oldiges,et al.  Challenges and Opportunities for High Performance 32 nm CMOS Technology , 2006, 2006 International Electron Devices Meeting.

[13]  Donghun Choi,et al.  Fermi-Level Depinning of GaAs for Ohmic Contacts , 2008, 2008 Device Research Conference.

[14]  Ching-Te Chuang,et al.  The Impact of Device Footprint Scaling on High-Performance CMOS Logic Technology , 2007, IEEE Transactions on Electron Devices.

[15]  Andre Juge,et al.  Modeling of MOSFET parasitic capacitances, and their impact on circuit performance , 2007 .

[16]  Jeffrey Bokor,et al.  Schottky Barrier Height Reduction and Drive Current Improvement in Metal Source/Drain MOSFET with Strained-Si Channel , 2003 .

[17]  Krishna C. Saraswat,et al.  Optimization of extrinsic source/drain resistance in ultrathin body double-gate FETs , 2003 .

[18]  Chenming Hu,et al.  Air spacer MOSFET technology for 20nm node and beyond , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[19]  K. Guarini,et al.  Polymer self assembly in semiconductor microelectronics , 2006 .

[20]  I. Lauer,et al.  CMOS gate height scaling , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[21]  H. H. Berger,et al.  Contact Resistance and Contact Resistivity , 1972 .

[22]  H.-S. Philip Wong,et al.  Diblock copolymer directed self-assembly for CMOS device fabrication , 2006, SPIE Advanced Lithography.