Modeling the effect of process variations on the timing response of nanometer digital circuits

The implementation of complex, high-performance functionality in nano-CMOS technologies faces significant design and test challenges related to the increased susceptibility to process variations and environmental or operation-dependent disturbances. This paper describes the application of semi-empirical propagation delay variation models to estimate the effect of process variations on the timing response of nanometer digital circuits. Experimental results based on electrical simulations of a circuit designed in 65nm CMOS technology are presented demonstrating that the models can be used for the analytical derivation of delay variability windows associated to process variations. This information can be used during both the design and test processes. On one hand, it allows the robustness of a given circuit in the presence of process variations to be evaluated. On the other hand, it allows the boundaries between expected functional windows and those associated to abnormal behaviors due to delay faults to be defined. The main advantage of the proposed approach is that the effect of process variations on circuits' performance can be jointly analyzed with those of power supply voltage and temperature variations.

[1]  Mohab Anis,et al.  Statistical Thermal Profile Considering Process Variations: Analysis and Applications , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Sani R. Nassif,et al.  Analyzing the impact of process variations on parametric measurements: Novel models and applications , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[3]  Massimo Alioto,et al.  Understanding the Effect of Process Variations on the Delay of Static and Domino Logic , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Luca Benini,et al.  Dynamic Thermal Clock Skew Compensation using Tunable Delay Buffers , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[6]  João Paulo Teixeira,et al.  Delay Modeling for Power Noise and Temperature-Aware Design and Test of Digital Systems , 2008, J. Low Power Electron..

[7]  Jinjun Xiong,et al.  Non-Gaussian Statistical Timing Analysis Using Second-Order Polynomial Fitting , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  João Paulo Teixeira,et al.  Impact of Power Supply Voltage Variations on FPGA-Based Digital Systems Performance , 2010, J. Low Power Electron..

[9]  Kaustav Banerjee,et al.  Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Guido Gronthoud,et al.  Power Supply Noise in Delay Testing , 2006, 2006 IEEE International Test Conference.

[11]  Yu Cao,et al.  Predictive Technology Model for Nano-CMOS Design Exploration , 2006, 2006 1st International Conference on Nano-Networks and Workshops.

[12]  Navakanta Bhat,et al.  On a Generalized Framework for Modeling the Effects of Process Variations on Circuit Delay Performance Using Response Surface Methodology , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.