Parasitic Gate Capacitance Model for Triple-Gate FinFETs
暂无分享,去创建一个
Jean-Pierre Raskin | Andrea G. Martinez-Lopez | Julio C. Tinoco | Silvestre Salas Rodriguez | Joaquin Alvarado
[1] Guido Groeseneken,et al. FinFET technology for analog and RF circuits , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.
[2] Chenming Hu,et al. Air spacer MOSFET technology for 20nm node and beyond , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.
[3] G. Ghibaudo,et al. Comprehensive and Accurate Parasitic Capacitance Models for Two- and Three-Dimensional CMOS Device Structures , 2012, IEEE Transactions on Electron Devices.
[4] N. Collaert,et al. Review of FINFET technology , 2009, 2009 IEEE International SOI Conference.
[5] J.-P. Raskin,et al. Optimizing FinFET geometry and parasitics for RF applications , 2008, 2008 IEEE International SOI Conference.
[6] Chenming Hu,et al. Gate last MOSFET with air spacer and self-aligned contacts for dense memories , 2009, 2009 International Symposium on VLSI Technology, Systems, and Applications.
[7] O. Rozeau,et al. Extra-low parasitic gate-to-contacts capacitance architecture for sub-14 nm transistor nodes , 2014 .
[8] B. Jagannathan,et al. Record RF performance of 45-nm SOI CMOS Technology , 2007, 2007 IEEE International Electron Devices Meeting.
[9] Jean-Pierre Raskin. SOI technology: An opportunity for RF designers? , 2014, Proceedings of Technical Program - 2014 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA).
[10] G. A. Armstrong,et al. Source/Drain Extension Region Engineering in FinFETs for Low-Voltage Analog Applications , 2007, IEEE Electron Device Letters.
[11] C. Hu,et al. Air-Spacer MOSFET With Self-Aligned Contact for Future Dense Memories , 2009, IEEE Electron Device Letters.
[12] P. Bai,et al. A 65nm CMOS SOC Technology Featuring Strained Silicon Transistors for RF Applications , 2006, 2006 International Electron Devices Meeting.
[13] R. Shrivastava,et al. A simple model for the overlap capacitance of a VLSI MOS device , 1982, IEEE Transactions on Electron Devices.
[14] J.-P. Raskin,et al. Dependence of finFET RF performance on fin width , 2006, Digest of Papers. 2006 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems.
[15] B. Parvais,et al. The device architecture dilemma for CMOS technologies: Opportunities & challenges of finFET over planar MOSFET , 2009, 2009 International Symposium on VLSI Technology, Systems, and Applications.
[16] A. G. Martinez-Lopez,et al. Fringing gate capacitance model for triple-gate FinFET , 2013, 2013 IEEE 13th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems.
[17] A. Mercha,et al. Double-Gate finFETs as a CMOS Technology Downscaling Option: An RF Perspective , 2007, IEEE Transactions on Electron Devices.
[18] A. G. Martinez-Lopez,et al. Impact of extrinsic capacitances on FinFETs RF performance , 2012, 2012 IEEE 12th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems.
[19] D. Daley,et al. Advanced modeling and optimization of high performance 32nm HKMG SOI CMOS for RF/analog SoC applications , 2012, 2012 Symposium on VLSI Technology (VLSIT).
[20] B. Jagannathan,et al. Technology Scaling and Device Design for 350 GHz RF Performance in a 45nm Bulk CMOS Process , 2007, 2007 IEEE Symposium on VLSI Technology.
[21] B. Yang,et al. FinFET performance advantage at 22nm: An AC perspective , 2008, 2008 Symposium on VLSI Technology.
[22] Dominique Schreurs,et al. A comprehensive review on microwave FinFET modeling for progressing beyond the state of art , 2013 .
[23] Willy Sansen,et al. Impact of fin width on digital and analog performances of n-FinFETs , 2007 .
[24] Guido Groeseneken,et al. Identifying the Bottlenecks to the RF Performance of FinFETs , 2010, 2010 23rd International Conference on VLSI Design.
[25] Mansun Chan,et al. Analysis of Geometry-Dependent Parasitics in Multifin Double-Gate FinFETs , 2007, IEEE Transactions on Electron Devices.