An aging-aware transistor sizing tool regarding BTI and HCD degradation modes

In this paper we present a tool based approach for an aging-aware design method. Extending the gm/ID sizing method by operating point-dependent degradation caused by BTI and HCD enables an innovative design flow. This design flow considers performance characteristics for a fresh circuit and also those of a degraded circuit at design time. Once the degradation from a single transistor is computed, the GMID-Tool does not need any further SPICE or aging simulation. The impact of the change in design methodology is shown for a typical differential amplifier structure.

[1]  Georges G. E. Gielen,et al.  Computer-Aided Analog Circuit Design for Reliability in Nanometer CMOS , 2011, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[2]  B. Kaczer,et al.  A unified perspective of RTN and BTI , 2014, 2014 IEEE International Reliability Physics Symposium.

[3]  Tibor Grasser,et al.  Mixture of negative bias temperature instability and hot-carrier driven threshold voltage degradation of 130 nm technology p-channel transistors , 2014, Microelectron. Reliab..

[4]  Fen Chen,et al.  Addressing Cu/Low-$k$ Dielectric TDDB-Reliability Challenges for Advanced CMOS Technologies , 2009, IEEE Transactions on Electron Devices.

[5]  T. Grasser.  Bias Temperature Instability for Devices and Circuits , 2014 .

[6]  Helmut E. Graeb.  ITRS 2011 Analog EDA Challenges and Approaches , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[7]  Baozhen Li,et al.  Statistical Evaluation of Electromigration Reliability at Chip Level , 2011, IEEE Transactions on Device and Materials Reliability.

[8]  Trond Ytterdal,et al.  Analog Circuit Design in Nanoscale CMOS Technologies , 2009, Proceedings of the IEEE.

[9]  M. Ruberto,et al.  Consideration of age degradation in the RF performance of CMOS radio chips for high volume manufacturing , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[10]  Dagmar Peters-Drolshagen,et al.  AAS-Maps: Aging-aware sensitivity-maps for reliability driven analog circuit design , 2014, 2014 IEEE International Reliability Physics Symposium.

[11]  G. Groeseneken,et al.  Maximizing reliable performance of advanced CMOS circuits—A case study , 2014, 2014 IEEE International Reliability Physics Symposium.

[12]  Georges Gielen,et al.  Background on IC Reliability Simulation , 2013 .

[13]  D.M. Binkley,et al.  Tradeoffs and Optimization in Analog CMOS Design , 2008, 2007 14th International Conference on Mixed Design of Integrated Circuits and Systems.

[14]  A. Gnudi,et al.  Full understanding of hot-carrier-induced degradation in STI-based LDMOS transistors in the impact-ionization operating regime , 2011, 2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs.

[15]  Steffen Paul,et al.  Using operating point-dependent degradation and gm/ID method for aging-aware design , 2013, 2013 IEEE International Integrated Reliability Workshop Final Report.

[16]  E. Seebacher,et al.  Hot-carrier degradation modeling using full-band Monte-Carlo simulations , 2010, 2010 17th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits.

[17]  J. Navarro,et al.  Design of an OTA-Miller for a 96dB SNR SC multi-bit Sigma-Delta modulator based on gm/ID methodology , 2013, 2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS).

[18]  Georges G. E. Gielen,et al.  Emerging Yield and Reliability Challenges in Nanometer CMOS Technologies , 2008, 2008 Design, Automation and Test in Europe.

[19]  N.K. Jha,et al.  NBTI degradation and its impact for analog circuit reliability , 2005, IEEE Transactions on Electron Devices.