On-chip repair and an ATE independent fusing methodology

This paper describes a novel on chip repair system designed for ATE independent application on many unique very dense ASIC devices in a high turnover environment. During test, the system controls on chip built-in self-test (BIST) engines, collects and compresses repair data, programs fuses and finally decompresses and reloads the repair data for post fuse testing. In end use applications this system decompresses and loads the repair data at power-up or at the request of the system.

[1]  Howard Leo Kalter,et al.  Processor-based built-in self-test for embedded DRAM , 1998, IEEE J. Solid State Circuits.

[2]  Michael R. Ouellette,et al.  Shared fuse macro for multiple embedded memory devices with redundancy , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[3]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[4]  K. Dosaka,et al.  An embedded DRAM hybrid macro with auto signal management and enhanced-on-chip tester , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[5]  Subramanian S. Iyer,et al.  Optimisation of CoSi2 Based Electrical Fuses for Redundancy Implementation in Sub-0.13 μm Embedded DRAM Applications , 2000 .