Digital Background Calibration Techniques for Pipelined ADC Based on Comparator Dithering

A digital background calibration technique based on comparator dithering is proposed to correct the nonlinear errors resulting from capacitor mismatches, finite opamp gain, and other nonlinearities. It changes the threshold levels of sub analog-to-digital converters (ADCs) according to a pseudorandom noise sequence. In our scheme, except adding multiplexers, the analog circuits need no modification. The first- and third-order errors are measured and corrected in digital domain. In order to reduce the input interference, adaptive digital windows which need no extra analog circuits are presented. Behavioral simulation results show that, using the proposed calibration technique, the signal-to-noise-and-distortion ratio is increased from 59 to 84 dB and the spurious-free dynamic range is increased from 62 to 105 dB, in a 14-bit pipelined ADC with 0.2% capacitor mismatches and 60-dB nonideal opamp gain.

[1]  Dong-Young Chang,et al.  Radix-based digital calibration techniques for multi-stage recycling pipelined ADCs , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Ian Galton,et al.  Digital Background Correction of Harmonic Distortion in Pipelined ADCs , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Robert W. Brodersen,et al.  Background ADC calibration in digital domain , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[4]  Jan Van der Spiegel,et al.  Background digital error correction technique for pipelined analog-digital converters , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[5]  Dong Wang,et al.  Background interstage gain calibration technique for pipelined ADCs , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Boris Murmann,et al.  Digital Domain Measurement and Cancellation of Residue Amplifier Nonlinearity in Pipelined ADCs , 2007, IEEE Transactions on Instrumentation and Measurement.

[7]  Un-Ku Moon,et al.  Background calibration techniques for multistage pipelined ADCs with digital redundancy , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[8]  J. Kornblum,et al.  A 14-bit 125 MS/s IF/RF Sampling Pipelined ADC With 100 dB SFDR and 50 fs Jitter , 2006, IEEE Journal of Solid-State Circuits.

[9]  Peter Bogner,et al.  ADC in 0.13µm CMOS , 2006 .

[10]  Sameer Sonkusale,et al.  True background calibration technique for pipelined ADC , 2000 .

[11]  Hung-Chih Liu,et al.  A 15-b 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration , 2005 .

[12]  I. Galton,et al.  A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC , 2004, IEEE Journal of Solid-State Circuits.

[13]  Wenhua Yang,et al.  A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input , 2001, IEEE J. Solid State Circuits.

[14]  Nan Sun,et al.  Digital Background Calibration in Pipelined ADCs Using Commutated Feedback Capacitor Switching , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Francesco Centurelli,et al.  Behavioral Modeling for Calibration of Pipeline Analog-To-Digital Converters , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  P.R. Gray,et al.  A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR , 2004, IEEE Journal of Solid-State Circuits.

[17]  K. Bacrania,et al.  A 14-b linear capacitor self-trimming pipelined ADC , 2004, IEEE Journal of Solid-State Circuits.

[18]  John W. Fattaruso,et al.  Error correction techniques for high-performance differential A/D converters , 1990 .

[19]  B. Murmann,et al.  A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[20]  Bang-Sup Song,et al.  A 15-bit Linear 20-MS/s Pipelined ADC Digitally Calibrated With Signal-Dependent Dithering , 2008, IEEE Journal of Solid-State Circuits.

[21]  Bang-Sup Song,et al.  A 15 b 5 MSample/s low-spurious CMOS ADC , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[22]  Tai-Cheng Lee,et al.  A Split-Based Digital Background Calibration Technique in Pipelined ADCs , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[23]  Mohammad Taherzadeh-Sani,et al.  Digital Background Calibration of Capacitor-Mismatch Errors in Pipelined ADCs , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[24]  Un-Ku Moon,et al.  Background digital calibration techniques for pipelined ADCs , 1997 .

[25]  P.J. Hurst,et al.  A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration , 2004, IEEE Journal of Solid-State Circuits.