Correlation of PDN impedance between measurements and simulation of 3D-SiP

Recently, ultra-wide bus 3D-SiP with TSV's has attracted great attention to achieve energy-saving and high-performance system level module. TSV technology is a new technology of vertical wiring to make shorter than the conventional wire bonding. However, the power supply integrity and signal integrity has become an issue due to the increase of simultaneous switching output buffers. In this paper, PDN impedances of 3D-SiP were examined by the measurement and simulation. Simulated PDN impedances of three chips were well correlated with the measured results.

[1]  Dongwook Kim,et al.  Interposer design optimization for high frequency signal transmission in passive and active interposer using through silicon via (TSV) , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[2]  Soha Hassoun,et al.  Power Delivery Design for 3-D ICs Using Different Through-Silicon Via (TSV) Technologies , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Joungho Kim,et al.  Development and Evaluation of 3-D SiP with Vertically Interconnected Through Silicon Vias (TSV) , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[4]  Taigon Song,et al.  PDN Impedance Modeling and Analysis of 3D TSV IC by Using Proposed P/G TSV Array Model Based on Separated P/G TSV and Chip-PDN Models , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[5]  Manabu Bonkohara,et al.  Current Status of Research and Development for Three-Dimensional Chip Stack Technology , 2001 .

[6]  Joungho Kim,et al.  Sharing power distribution networks for enhanced power integrity by using Through-Silicon-Via , 2008, 2008 Electrical Design of Advanced Packaging and Systems Symposium.

[7]  T. Sudo,et al.  PDN impedance and noise simulation of 3D SiP with a widebus structure , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.