论文信息 - Energy Efficient Adiabatic Logic for Low Power VLSI Applications

Energy Efficient Adiabatic Logic for Low Power VLSI Applications

This paper proposes a Adder circuit based on energy efficient two-phase clocked adiabatic logic. a simulative investigation on the proposed 1-bit full adder has been implemented with the proposed technique and thence compared with standard CMOS, Positive Feedback Adiabatic Logic (PFAL) and Two-Phase Adiabatic Static Clocked Logic (2PASCL) respectively. Comparison has shown a significant power saving to the extent of 70% in case of proposed technique as compared to CMOS logic in 10 to 200MHz transition frequency range.

Gagnesh Kumar | Atul Kumar Maurya

[1] Nestoras Tzartzanis,et al. Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[2] Markku Åberg,et al. A Single Clocked Adiabatic Static Logic—A Proposal for Digital Low Power Applications , 2001, J. VLSI Signal Process..

[3] Massoud Pedram,et al. Tutorial and Survey Paper Power Minimization in IC Design: Principles and Applications , 1996 .

[4] Yasuhiro Takahashi,et al. Two Phase Clocked Adiabatic Static CMOS Logic and its Logic Family , 2010 .

[5] Roberto Saletti,et al. Designing Carry Look-Ahead Adders with an Adiabatic Logic Standard-Cell Library , 2002, PATMOS.

[6] Michio Yokoyama,et al. 2PADCL: Two Phase drive Adiabatic Dynamic CMOS Logic , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[7] Yasuhiro Takahashi,et al. Two phase clocked adiabatic static CMOS logic , 2009, 2009 International Symposium on System-on-Chip.

[8] S. Samanta. Adiabatic computing: A contemporary review , 2009, 2009 4th International Conference on Computers and Devices for Communication (CODEC).

[9] Giuseppe Iannaccone,et al. Variations of the Power Dissipation in Adiabatic Logic Gates , 2011 .

[10] L. Reyneri,et al. Positive feedback in adiabatic logic , 1996 .