Abstract In this paper, we present a new neural network based cache replacement algorithm called KORA (Khalid Obaidat Replacement Algorithm). The proposed algorithm uses neural network(s) as a kind of directory in order to identify and distinguish between active and inactive cache lines. Such a classification helps to guide the line replacement decisions. This allows our algorithm to provide better cache performance as compared to the conventional LRU (Least Recently Used), MRU (Most Recently Used), and FIFO (First In First Out) replacement policies (Khalid H, Obaidat MS. A novel cache memory controller: algorithm and simulation, Proceedings of the Summer Computer Simulation Conference (SCSC ’95), Canada, July, 1995. p. 767–772; Khalid H, Obaidat MS. Near-optimal cache replacement policy for high performance computer systems, revised version. IEEE Transactions On Computers, 1997 (submitted for publication); Khalid H, Obaidat MS. High performance cache memory replacement schemes. Proceedings of the 1995 IEEE International Conference on Electronics, Circuits, and Systems, December, 1995, p. 1–7). Extensive trace-driven simulations were performed for a wide variety of cache configurations using different SPEC92 (Standard Performance Evaluation Corporation) benchmark programs. Simulation results illustrate that KORA can provide substantial improvement in the miss ratio over the conventional algorithms. Our work opens a new dimension for research in the development of new and improved page replacement schemes for virtual memory systems and disk caches.
[1]
Sang-Hui Park,et al.
Self-creating and organizing neural networks
,
1994,
IEEE Trans. Neural Networks.
[2]
Mark Horowitz,et al.
An analytical cache model
,
1989,
TOCS.
[3]
Thomas Roberts Puzak,et al.
Analysis of cache replacement-algorithms
,
1985
.
[4]
Mohammad S. Obaidat,et al.
A methodology for evaluating the performance of CISC computer systems under single and two-level cache environments
,
1994,
Microprocess. Microprogramming.
[5]
Eric E. Johnson,et al.
PDATS Lossless Address Trace Compression For Reducing File Size And Access Time
,
1994,
Proceeding of 13th IEEE Annual International Phoenix Conference on Computers and Communications.
[6]
Thomas M. Conte,et al.
The Effect of Code Expanding Optimizations on Instruction Cache Design
,
1993,
IEEE Trans. Computers.
[7]
Alan Jay Smith,et al.
Evaluating Associativity in CPU Caches
,
1989,
IEEE Trans. Computers.
[8]
Mahmoud A. Manzoul,et al.
AN IMPROVED FUZZY REPLACEMENT ALGORITHM FOR CACHE MEMORIES
,
1993
.
[9]
R. Palmer,et al.
Introduction to the theory of neural computation
,
1994,
The advanced book program.
[10]
James R. Goodman,et al.
Instruction Cache Replacement Policies and Organizations
,
1985,
IEEE Transactions on Computers.
[11]
Bart Kosko,et al.
Differential competitive learning for centroid estimation and phoneme recognition
,
1991,
IEEE Trans. Neural Networks.