Automated correction of design errors by edge redirection on High-Level Decision Diagrams

The paper presents a new method for design error correction by edge redirection on High-Level Decision Diagrams (HLDDs). In this paper, a canonical form of HLDDs developed by the authors is applied to automated correction of design errors. We show how realistic design errors can be represented by the redirection-based fault model. The theoretical basis of the approach is presented with the key advantages being the ability to handle multiple errors as well as the fact that the error correction is not restricted by the input stimuli. The method has been evaluated on a set of ITC99 benchmarks and on three real-world cores. Experiments show that the method is capable of correcting multiple design errors in very short run times.

[1]  Janusz W. Laski,et al.  Dynamic Program Slicing , 1988, Inf. Process. Lett..

[2]  Kotaro Hirano,et al.  Rectification of Multiple Logic Design Errors in Multiple Output Circuits , 1994, 31st Design Automation Conference.

[3]  Anton Karputkin,et al.  Synthesis of High-Level Decision Diagrams for functional test pattern generation , 2009, 2009 MIXDES-16th International Conference Mixed Design of Integrated Circuits & Systems.

[4]  Olivier Coudert,et al.  Automating the diagnosis and the rectification of design errors with PRIAM , 1989, ICCAD 1989.

[5]  Daniel Brand,et al.  Incremental synthesis , 1994, ICCAD '94.

[6]  Olivier Coudert,et al.  Automating the diagnosis and the rectification of design errors with PRIAM , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[7]  Anton Karputkin,et al.  Canonical representations of high-level decision diagrams , 2010 .

[8]  David W. Binkley,et al.  Program slicing , 2008, 2008 Frontiers of Software Maintenance.

[9]  Shih-Chieh Chang,et al.  Logic Synthesis for Engineering Change , 1999, 32nd Design Automation Conference.

[10]  Igor L. Markov,et al.  Automatic error diagnosis and correction for RTL designs , 2007, 2007 IEEE International High Level Design Validation and Test Workshop.

[11]  Shi-Yu Huang,et al.  Fault-simulation based design error diagnosis for sequential circuits , 1998, DAC.

[12]  Dominique Borrione,et al.  Automatic diagnosis may replace simulation for correcting simple design errors , 1996, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.

[13]  Anton Karputkin,et al.  Probabilistic equivalence checking based on high-level decision diagrams , 2011, 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[14]  W. Eric Wong,et al.  Using Mutation to Automatically Suggest Fixes for Faulty Programs , 2010, 2010 Third International Conference on Software Testing, Verification and Validation.

[15]  Ibrahim N. Hajj,et al.  Multiple design error diagnosis and correction in digital VLSI circuits , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).