Diode-biased AC-coupled ECL-to-CMOS interface circuit
暂无分享,去创建一个
A full CMOS emitter-coupled logic (ECL)-to-CMOS voltage level converter has been developed. A diode-biased AC-coupled circuit is used to convert digital signals from ECL to CMOS voltage levels for use in digital data transmission. This technique makes the receiver insensitive to variations in input signal noise and offset voltage with no substantial penalties in conversion delay. The circuit can be used to retrofit all-CMOS systems to a bipolar ECL environment and to benefit from the reduction of chip-to-chip delays using small-signal transmission-line networks. >
[1] E. E. Davidson,et al. Electrical design of a high speed computer package , 1982 .
[2] Jan Sevenhans,et al. ECL-CMOS and CMOS-ECL interface in 1.2- mu m CMOS for 150-MHz digital ECL data transmission systems , 1991 .
[3] Stanley E. Schuster,et al. Fast CMOS ECL receivers with 100-mV worst-case sensitivity , 1988 .