Evaluation of back end of line structures underneath wirebond pads in ultra low-k device

Mechanical integrity of back end of line structures underneath wirebond pads was evaluated using 32 nm ultra low-k device by wire pull testing and 3D finite element analysis. Pad tearout rate at wire pull testing was measured for various Cu line/via structures. One key factor for robust bond pads is effective modulus in ULK levels. In addition, increased via and wiring metal density reduces the risk of pad tearout. For the evaluated structures in this work, a calculated effective modulus in ULK was a better index than metal layout type for assessment of bond pad robustness in cooperation with finite element analysis data. Wirebonding is another key factor affecting pad tearout. In this work, effects of wirebond geometry (i.e. wire size and bond ball size) on pad tearout were focused rather than the effect of parameter itself. With the robust BEOL stack and appropriate wirebonding conditions, module level reliability of 35 μm ultra fine pitch wirebond on ultra low-k chip with circuit underneath bond pads was also demonstrated with a PBGA package.

[1]  S. Samavedam,et al.  32nm general purpose bulk CMOS technology for high performance applications at low voltage , 2008, 2008 IEEE International Electron Devices Meeting.

[2]  Yoon-joo Kim,et al.  Low-K wire bonding , 2006, 56th Electronic Components and Technology Conference 2006.

[3]  C. Lee,et al.  Overview of Metal Lifted Failure Modes During Fine-Pitch Wirebonding Low K/Copper Dies with Bond Over Active (BOA) Circuitry Design , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[4]  T. Tran,et al.  Low K CMOS65 ball grid array 47 μm pitch wire bonding process development , 2007, 2007 9th Electronics Packaging Technology Conference.

[5]  T. Takeuchi,et al.  Comprehensive process design for low-cost chip packaging with circuit-under-pad (CUP) structure in porous-SiOCH film , 2005, Proceedings of the IEEE 2005 International Interconnect Technology Conference, 2005..

[6]  Z. Suo,et al.  Mixed mode cracking in layered materials , 1991 .

[7]  C.-C. Yang,et al.  Chip-to-package interaction for a 90 nm Cu / PECVD low-k technology , 2004, Proceedings of the IEEE 2004 International Interconnect Technology Conference (IEEE Cat. No.04TH8729).

[8]  D. Danovitch,et al.  Chip package interaction evaluation for a high performance 65nm and 45nm CMOS Technology in a stacked die package with C4 and wirebond interconnections , 2008, 2008 58th Electronic Components and Technology Conference.

[9]  B. Herbst,et al.  Chip-Package-Interaction Modeling of Ultra Low-k/Copper Back End of Line , 2007, 2007 IEEE International Interconnect Technology Conferencee.