A delta-sigma-based transmitter utilizing FIR-embedded digital power amplifiers

This paper presents a new delta-sigma-based transmitter architecture with quantization noise reduction and coding efficiency enhancement for multi-mode wireless sensor network (WSN) applications. The proposed architecture utilizes a finite impulse response (FIR) filter embedded digital power amplifier (DPA) controlled by the output of a 1-bit second order low pass delta-sigma modulator (LPDSM) for both in-phase (I) path and quadrature (Q) path. Thanks to the interleaving operation of the FIR filter, the out-of-band noise is reduced hence coding efficiency is improved according to the behavior model simulation results. Since the switching of power amplifier (PA) is smoothed by FIR, distortion from the PA is also suppressed.

[1]  Guido Dolmans,et al.  A 2.7nJ/b multi-standard 2.3/2.4GHz polar transmitter for wireless sensor networks , 2012, 2012 IEEE International Solid-State Circuits Conference.

[2]  Shih-An Yu,et al.  A 0.65-V 2.5-GHz Fractional-N Synthesizer With Two-Point 2-Mb/s GFSK Data Modulation , 2009, IEEE Journal of Solid-State Circuits.

[3]  F. M. Ghannouchi,et al.  Delta-sigma-based transmitters: Advantages and disadvantages , 2013, IEEE Microwave Magazine.

[4]  Mohamed Helaoui,et al.  Reducing Quantization Noise to Boost Efficiency and Signal Bandwidth in Delta–Sigma-Based Transmitters , 2013, IEEE Transactions on Microwave Theory and Techniques.