Input and Output Generation for the Verification of ALU: A Use Case

The paper presents the approach to universal stimuli generation for an arithmetic-logic unit (ALU). It is not focused only on input data generation, but it is possible to generate also expected output in one stimulus. The process of generation is based on a probabilistic constrained grammar which is designed to universally describe stimuli for various circuits. This grammar is processed by our framework. The experiment in functional verification, which shows the quality of generated stimuli, is also presented.

[1]  Jakub Podivinsky,et al.  Program Generation Through a Probabilistic Constrained Grammar , 2018, 2018 21st Euromicro Conference on Digital System Design (DSD).

[2]  Kurt Keutzer,et al.  Coverage Metrics for Functional Validation of Hardware Designs , 2001, IEEE Des. Test Comput..

[3]  Andreas Meyer.  Principles of Functional Verification , 2003 .

[4]  Robert Giegerich,et al.  Introduction to stochastic context free grammars. , 2014, Methods in molecular biology.

[5]  B. Wess,et al.  Automatic code generation for integrated digital signal processors , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[6]  Andreas Kuehlmann,et al.  Stimulus generation for constrained random simulation , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[7]  Mounir Boukadoum,et al.  Pseudorandom Stimuli Generation for Testing Time-to-Digital Converters on an FPGA , 2009, IEEE Transactions on Instrumentation and Measurement.

[8]  Giovanni Squillero,et al.  MicroGP—An Evolutionary Assembly Program Generator , 2005, Genetic Programming and Evolvable Machines.

[9]  Jan Hudec.  An efficient technique for processor automatic functional test generation based on evolutionary strategies , 2011, Proceedings of the ITI 2011, 33rd International Conference on Information Technology Interfaces.

[10]  David A. Patterson,et al.  Reduced instruction set computers , 1985, CACM.

[11]  吉尔·伊斯雷尔·多贡,et al.  An arithmetic logic unit , 2013 .

[12]  Jakub Podivinsky,et al.  Functional verification based platform for evaluating fault tolerance properties , 2017, Microprocess. Microsystems.