An FPGA Based Performance Analysis of Pipelining and Unrolling of AES Algorithm
暂无分享,去创建一个
[1] Máire O'Neill,et al. Single-Chip FPGA Implementation of the Advanced Encryption Standard Algorithm , 2001, FPL.
[2] Antonino Mazzeo,et al. An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm , 2003, FPL.
[3] Christof Paar,et al. An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists , 2000, AES Candidate Conference.
[4] Kris Gaj,et al. Experimental Testing of the Gigabit IPSec-Compliant Implementations of Rijndael and Triple DES Using SLAAC-1V FPGA Accelerator Board , 2001, ISC.
[5] Jean-Didier Legat,et al. A methodology to implement block ciphers in reconfigurable hardware and its application to fast and compact AES RIJNDAEL , 2003, FPGA '03.
[6] M.-C. Chen,et al. Efficient substructure sharing methods for optimising the inner-product operations in Rijndael advanced encryption standard , 2005 .
[7] Trieu-Kien Truong,et al. VLSI Architectures for Computing Multiplications and Inverses in GF(2m) , 1983, IEEE Transactions on Computers.
[8] Jean-Didier Legat,et al. Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs , 2003, CHES.
[9] Kris Gaj,et al. Very Compact FPGA Implementation of the AES Algorithm , 2003, CHES.
[10] Ming-Chih Chen,et al. Memory-free low-cost designs of advanced encryption standard using common subexpression elimination for subfunctions in transformations , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.