An effective fast and small-area parallel-pipeline architecture for OTM-convolutional encoders
暂无分享,去创建一个
[1] M. Tchuente,et al. An efficient sytolic array for the ID recursive convolution problem , 1986 .
[2] D. Divsalar,et al. On the Design of Turbo Codes , 1995 .
[3] A. Dandache,et al. A fast CRC implementation on FPGA using a pipelined architecture for the polynomial division , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).
[4] Lajos Hanzo,et al. Wireless Video Communications: Second to Third Generation and Beyond , 2001 .
[5] Shu Lin,et al. Error control coding : fundamentals and applications , 1983 .
[6] T. Matsushima,et al. Parallel Encoder and Decoder Architecture for Cyclic Codes , 1996 .
[7] H. T. Kung. Why systolic architectures? , 1982, Computer.
[8] D. Divsalar,et al. Turbo codes for deep-space communications , 1995 .
[9] D. Divsalar,et al. Low-rate turbo codes for deep-space communications , 1995, Proceedings of 1995 IEEE International Symposium on Information Theory.
[10] L. J. Harcke,et al. Laboratory and Flight Performance of the Mars Pathfinder (15,1/6) Convolutionally Encoded Telemetry Link , 1997 .
[11] Roberto Garello,et al. A search for good convolutional codes to be used in the construction of turbo codes , 1998, IEEE Trans. Commun..
[12] Fabrice Monteiro,et al. Design of a high speed parallel encoder for convolutional codes , 2004, Microelectron. J..
[13] R. F. Hobson,et al. A high-performance CMOS 32-bit parallel CRC engine , 1999 .
[14] René J. Glaise. A two-step computation of cyclic redundancy code CRC-32 for ATM networks , 1997, IBM J. Res. Dev..
[15] Hideki Kokubun,et al. A 50 MHz CMOS Pipelined Majority Logic Decoder for (1057,813) Difference-Set Cyclic Code , 1996 .
[16] Fabrice Monteiro,et al. Fast configurable polynomial division for error control coding applications , 2001, Proceedings Seventh International On-Line Testing Workshop.