Process Variation and NBTI Resilient Schmitt Trigger for Stable and Reliable Circuits

Negative bias temperature instability (NBTI) is a major time-dependent reliability concern with the pMOS transistor at elevated temperature. NBTI in pMOS is the severe dominating factor of circuit reliability as it increases the threshold voltage with time. In this paper, an nMOS-only Schmitt trigger with a voltage booster (NST-VB) circuit is proposed. The use of only an nMOS transistor in the critical path of the Schmitt trigger circuit drastically reduces the effect of NBTI on the circuit and, hence, improves performance. The proposed circuit is less affected by both inter-die and intra-die process variations in consequence of an nMOS-only structure. Because of NBTI, the increase in delay for the proposed NST-VB circuit is only 0.47% compared to 7.2% and 1.47% for the conventional Schmitt trigger and nMOS inverter, respectively, after the stress time of three years. The proposed NST-VB circuit is also validated with an s27 benchmark circuit from the ISCAS’89 benchmark set and found that it has a lower effect of NBTI compared to CMOS and Schmitt trigger inverter circuits. For the viability of the proposed circuit, figure-of-merit (FOM) is used as a performance metric and it is found that the proposed circuit has ${15.11\times }$ improved FOM compared to the conventional Schmitt trigger circuit.

[1]  D. Varghese,et al.  A comprehensive model for PMOS NBTI degradation: Recent progress , 2007, Microelectron. Reliab..

[2]  Carlos Galup-Montoro,et al.  Operation of the Classical CMOS Schmitt Trigger As an Ultra-Low-Voltage Amplifier , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Julia Frankfurter,et al.  Introduction To Vlsi Systems A Logic Circuit And System Perspective , 2016 .

[4]  Igor M. Filanovsky,et al.  CMOS Schmitt trigger design , 1994 .

[5]  Sung-Mo Kang,et al.  CMOS digital integrated circuits , 1995 .

[6]  Dieter K. Schroder,et al.  Negative bias temperature instability: What do we understand? , 2007, Microelectron. Reliab..

[7]  Kaushik Roy,et al.  Impact of Negative-Bias Temperature Instability in Nanoscale SRAM Array: Modeling and Analysis , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Jawar Singh,et al.  A highly reliable NBTI Resilient 6T SRAM cell , 2013, Microelectron. Reliab..

[9]  Hamid Reza Naji,et al.  Adaptive Technique for Overcoming Performance Degradation Due to Aging on 6T SRAM Cells , 2014, IEEE Transactions on Device and Materials Reliability.

[10]  B.C. Paul,et al.  Impact of NBTI on the temporal performance degradation of digital circuits , 2005, IEEE Electron Device Letters.

[11]  Seyab,et al.  Temperature Impact on NBTI Modeling in the Framework of Technology Scaling , 2010 .

[12]  Enrico Macii,et al.  Dynamic Indexing: Leakage-Aging Co-Optimization for Caches , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Martin Wirnshofer.  Variation-Aware Adaptive Voltage Scaling for Digital CMOS Circuits , 2013 .

[14]  Wei Wang,et al.  On-Chip Aging Sensor Circuits for Reliable Nanometer MOSFET Digital Circuits , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Kaushik Roy,et al.  Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[17]  N. Yadav,et al.  NMOS only Schmitt trigger circuit for NBTI resilient CMOS circuits , 2018, Electronics Letters.

[18]  Santosh Kumar Vishvakarma,et al.  On-Chip Adaptive Body Bias for Reducing the Impact of NBTI on 6T SRAM Cells , 2018, IEEE Transactions on Semiconductor Manufacturing.

[19]  R. Degraeve,et al.  Origin of NBTI variability in deeply scaled pFETs , 2010, 2010 IEEE International Reliability Physics Symposium.

[20]  Ambika Prasad Shah,et al.  Dual threshold voltage and sleep switch dual threshold voltage DOIND approach for leakage reduction in domino logic circuits , 2017, Microsystem Technologies.

[21]  K. Roy,et al.  A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM , 2007, IEEE Journal of Solid-State Circuits.

[22]  Mehdi B. Tahoori,et al.  Contemporary CMOS aging mitigation techniques: Survey, taxonomy, and methods , 2017, Integr..

[23]  Carlos Galup-Montoro,et al.  Analysis and Design of the Classical CMOS Schmitt Trigger in Subthreshold Operation , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.