High-Throughput Radix-4 logMAP Turbo Decoder Architecture
暂无分享,去创建一个
[1] P. Glenn Gulak,et al. VLSI architectures for the MAP algorithm , 2003, IEEE Trans. Commun..
[2] Linda M. Davis,et al. Integrated circuits for channel coding in 3G cellular mobile wireless systems , 2003, IEEE Communications Magazine.
[3] A. Glavieux,et al. Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.
[4] M. Bickerstaff,et al. A 24Mb/s radix-4 logMAP turbo decoder for 3GPP-HSDPA mobile wireless , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[5] Alain Glavieux,et al. Reflections on the Prize Paper : "Near optimum error-correcting coding and decoding: turbo codes" , 1998 .
[6] Francky Catthoor,et al. Memory optimization of MAP turbo decoder algorithms , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[7] William E. Ryan. A Turbo Code Tutorial , 1997 .
[8] I. Ai-Mohandes,et al. A low-power 5 Mb/s turbo decoder for third-generation wireless terminals , 2004, Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No.04CH37513).
[9] Luca Fanucci,et al. VLSI design of a high speed turbo decoder for 3rd generation satellite communication , 2002, 9th International Conference on Electronics, Circuits and Systems.
[10] Xiqi Gao,et al. An implementation of turbo decoder for high speed wireless packet transmission system , 2005, Proceedings of 2005 IEEE International Workshop on VLSI Design and Video Technology, 2005..