Design and simulation of a reversible ALU by using QCA cells with the aim of improving evaluation parameters

One of the most promising solutions for replacing present technologies is Quantum Cellular Automata (QCA) technology. Considering its nature, this technology has very low energy losses. On the other hand, designing circuits that are without waste of information or reversible can be useful for decreasing energy losses. The arithmetic logic unit (ALU) is recognized as the basis of processor systems. In this paper, a reversible ALU is proposed along with its implementation and simulation QCA cells that benefit from a new reversible gate that we call NHG (Naghibzadeh–Hoshmand Gate). The proposed NHG gate has better performance in terms of cost and delay when compared with similar gates. Thus, the ALU shows acceptable improvement in measures used to evaluate reversible circuits and circuits implemented with QCA cells when compared with previous works.

[1]  M. Morris Mano,et al.  Computer system architecture , 1982 .

[2]  K. Navi,et al.  Implementation of reversible logic design in nanoelectronics on basis of majority gates , 2012, The 16th CSI International Symposium on Computer Architecture and Digital Systems (CADS 2012).

[3]  P. D. Tougaw,et al.  Bistable saturation in coupled quantum dots for quantum cellular automata , 1993 .

[4]  N. Ranganathan,et al.  Design of a Reversible ALU Based on Novel Programmable Reversible Logic Gate Structures , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.

[5]  Vinod Kapse,et al.  Design of speed, energy and power efficient reversible logic based vedic ALU for digital processors , 2012, 2012 Nirma University International Conference on Engineering (NUiCONE).

[6]  Omar P. Vilela Neto,et al.  Towards reversible QCA computers: Reversible gates and ALU , 2015, 2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS).

[7]  Zhijin Guan,et al.  An Arithmetic Logic Unit design based on reversible logic gates , 2011, Proceedings of 2011 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing.

[8]  R. Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[9]  P. Ghosal,et al.  Universal reversible logic gate design for low power computation at nano-scale , 2012, 2012 Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics.

[10]  Chien Fat Chau,et al.  Design of a 4-bit adder using reversible logic in quantum-dot cellular automata (QCA) , 2014, 2014 IEEE International Conference on Semiconductor Electronics (ICSE2014).

[11]  Bibhash Sen,et al.  Synthesis of Reversible Universal Logic around QCA with Online Testability , 2011, 2011 International Symposium on Electronic System Design.

[12]  J. E. Mooij,et al.  Single-electron inverter , 2000, cond-mat/0011520.

[13]  Rakshith Saligram,et al.  Parity preserving logic based fault tolerant reversible ALU , 2013, 2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES.

[14]  N. Ranganathan,et al.  Behavioral model of integrated qubit gates for quantum reversible logic design , 2013, 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[15]  Tetsuya Asai,et al.  A majority-logic device using an irreversible single-electron box , 2003 .

[16]  Keivan Navi,et al.  A Novel Reversible BCD Adder For Nanotechnology Based Systems , 2008 .

[17]  Niraj K. Jha,et al.  An Algorithm for Synthesis of Reversible Logic Circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Majid Mohammadi,et al.  On figures of merit in reversible and quantum logic designs , 2009, Quantum Inf. Process..

[19]  Design of Fault Tolerant Arithmetic & Logical Unit Using Reversible Logic , 2013, 2013 International Conference on Machine Intelligence and Research Advancement.

[20]  A. V. N. Tilak,et al.  Reversible Arithmetic Logic Unit , 2011, 2011 3rd International Conference on Electronics Computer Technology.

[21]  Bibhash Sen,et al.  Multilayer design of QCA multiplexer , 2013, 2013 Annual IEEE India Conference (INDICON).

[22]  Alpha Agape Gopalai,et al.  Design and synthesis of reversible arithmetic and Logic Unit (ALU) , 2014, 2014 International Conference on Computer, Communications, and Control Technology (I4CT).

[23]  Matthew Morrison,et al.  Design of a novel reversible ALU using an enhanced carry look- ahead adder , 2011, 2011 11th IEEE International Conference on Nanotechnology.

[24]  B. Sen,et al.  QCA multiplexer based design of reversible ALU , 2012, 2012 IEEE International Conference on Circuits and Systems (ICCAS).

[25]  M. Morris Mano,et al.  Computer system architecture (3. ed.) , 1993 .

[26]  Christian Glattli,et al.  Single-electron transistors , 1998 .

[27]  Bibhash Sen,et al.  Design of Fault Tolerant Reversible Arithmetic Logic Unit in QCA , 2012, 2012 International Symposium on Electronic System Design (ISED).

[28]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[29]  Bibhash Sen,et al.  Modular Design of testable reversible ALU by QCA multiplexer with increase in programmability , 2014, Microelectron. J..

[30]  Gerhard W. Dueck,et al.  A transformation based algorithm for reversible logic synthesis , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).