Effects of multi-node charge collection in flip-flop designs at advanced technology nodes

Circuit-level simulations predict increased vulnerability of flip-flop designs and increased occurrence of single-event upsets in advanced technologies due to multi-node charge collection from single-ion strikes. This trend is examined by simulating 3D models of the flip-flops in a terrestrial neutron environment with Monte-Carlo simulations of charge generation in several technology generations.

[1]  peixiong zhao,et al.  Monte Carlo Simulation of Single Event Effects , 2010, IEEE Transactions on Nuclear Science.

[2]  L.W. Massengill,et al.  Simultaneous single event charge sharing and parasitic bipolar conduction in a highly-scaled SRAM design , 2005, IEEE Transactions on Nuclear Science.

[3]  A.F. Witulski,et al.  Single Event Upsets in Deep-Submicrometer Technologies Due to Charge Sharing , 2008, IEEE Transactions on Device and Materials Reliability.

[4]  T. Heijmen,et al.  A Comprehensive Study on the Soft-Error Rate of Flip-Flops From 90-nm Production Libraries , 2007, IEEE Transactions on Device and Materials Reliability.

[5]  B.L. Bhuva,et al.  Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.

[6]  Mohammad Sharifkhani,et al.  An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  F. Lemmermeyer.  Error-correcting Codes , 2005 .

[8]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[9]  W. W. Peterson,et al.  Error-Correcting Codes. , 1962 .