A new HW/SW partitioning algorithm for synthesizing the highest performance pipelined ASIPs with multiple identical FUs

This paper introduces a new HW/SW partitioning algorithm for automatic synthesis of a pipelined CPU architecture with multiple identical functional units (MIFUs) of each type in designing ASIPs (Application Specific Integrated Processors). The partitioning problem is formalized as a combinatorial optimization problem that partitions the operations into hardware and software so that the performance of the designed ASIP is maximized under given gate count and power consumption constraints, regarding the optimal selection of needed FUs of each type. A branch-and-bound algorithm with proposed lower bound function is used to solve the formalized problem. The experimental results show that the proposed algorithm is found to be effective and efficient.

[1]  Masaharu Imai,et al.  An integer programming approach to instruction implementation method selection problem , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[2]  Nguyen Ngoc Binh,et al.  A hardware/software partitioning algorithm for designing pipelined ASIPs with least gate counts , 1996, 33rd Design Automation Conference Proceedings, 1996.

[3]  Giovanni De Micheli,et al.  Hardware-software cosynthesis for digital systems , 1993, IEEE Design & Test of Computers.

[4]  A. Alomary,et al.  An ASIP instruction set optimization algorithm with functional module sharing constraint , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[5]  Kiyoshi Oguri,et al.  Synthesis From Pure Behavioral Descriptions , 1991 .

[6]  Raul Camposano,et al.  Embedded system design , 1996, Des. Autom. Embed. Syst..

[7]  Wolfgang Rosenstiel,et al.  Design flow for hardware/software cosynthesis of a video compression system , 1994, Third International Workshop on Hardware/Software Codesign.

[8]  Sharad Malik,et al.  Power analysis of embedded software: a first step towards software power minimization , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Masaharu Imai,et al.  A hardware/software partitioning algorithm for pipelined instruction set processor , 1995, Proceedings of EURO-DAC. European Design Automation Conference.

[10]  Wayne H. Wolf,et al.  Codesign from cospecification , 1994, Computer.

[11]  Masaharu Imai,et al.  An ASIP instruction set optimization algorithm with functional module sharing constraint , 1993, ICCAD.

[12]  A. Alomary,et al.  PEAS-I: A hardware/software co-design system for ASIPs , 1993, Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference.

[13]  Pierre G. Paulin,et al.  HAL: a multi-paradigm approach to automatic data path synthesis , 1986, DAC.

[14]  Richard M. Stallman,et al.  Using and Porting GNU CC , 1998 .

[15]  Jörg Henkel,et al.  Hardware-software cosynthesis for microcontrollers , 1993, IEEE Design & Test of Computers.

[16]  E. F. Girczyc,et al.  HAL: A Multi-Paradigm Approach to Automatic Data Path Synthesis , 1986, 23rd ACM/IEEE Design Automation Conference.

[17]  Masaharu Imai,et al.  A hardware/software codesign method for pipelined instruction set processor using adaptive database , 1995, ASP-DAC '95.

[18]  Ing-Jer Huang,et al.  Synthesis of Instruction Sets for Pipelined Microprocessors , 1994, 31st Design Automation Conference.