A 5-GHz Subsampling PLL-Based Spread-Spectrum Clock Generator by Calibrating the Frequency Deviation
暂无分享,去创建一个
[1] Chulwoo Kim,et al. Piecewise Linear Modulation Technique for Spread Spectrum Clock Generation , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[2] Takashi Kawamoto,et al. 1.9-ps Jitter, 10.0-dBm-EMI Reduction Spread-Spectrum Clock Generator With Autocalibration VCO Technique for Serial-ATA Application , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] Shen-Iuan Liu,et al. A spread-spectrum clock generator with triangular modulation , 2003 .
[4] Fabio Tessitore,et al. A 3.3 GHz Spread-Spectrum Clock Generator Supporting Discontinuous Frequency Modulations in 28 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.
[5] Yi-Bin Hsieh,et al. A Fully Integrated Spread-Spectrum Clock Generator by Using Direct VCO Modulation , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[6] Peter R. Kinget,et al. A 2.2GHz PLL using a phase-frequency detector with an auxiliary sub-sampling phase detector for in-band noise suppression , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).
[7] Eric A. M. Klumperink,et al. Spur Reduction Techniques for Phase-Locked Loops Exploiting A Sub-Sampling Phase Detector , 2010, IEEE Journal of Solid-State Circuits.
[8] B. Nauta,et al. A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by $N ^{2}$ , 2009, IEEE Journal of Solid-State Circuits.
[9] Takamaro Kikkawa,et al. A ring-VCO-based sub-sampling PLL CMOS circuit with −119 dBc/Hz phase noise and 0.73 ps jitter , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).
[10] Chulwoo Kim,et al. A 3.5 GHz Spread-Spectrum Clock Generator With a Memoryless Newton-Raphson Modulation Profile , 2012, IEEE Journal of Solid-State Circuits.
[11] Ahmed Elkholy,et al. 15.4 A 20-to-1000MHz ±14ps peak-to-peak jitter reconfigurable multi-output all-digital clock generator using open-loop fractional dividers in 65nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[12] Hyunchol Shin,et al. An FDC-based auto-calibration technique for ΔΣ fractional-N PLL , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).
[13] I-Ting Lee,et al. An All-Digital Spread-Spectrum Clock Generator With Self-Calibrated Bandwidth , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.
[14] Lee-Sup Kim,et al. A Spread Spectrum Clock Generator for DisplayPort Main Link , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.