Digitally assisted adaptive non-linearity suppression scheme for RF front ends

This paper presents a robust and low-complexity non-linearity suppression scheme for radio frequency (RF) transceiver building blocks to efficiently mitigate intermodulation distortion. The scheme consists of tunable RF components assisted by an auxiliary path equipped with an adaptive digital signal processing algorithm to provide the tuning control. This proposed concept of digitally-assisted tuning is capable of handling a large range of non-linear behaviours without any complexity increase in the expensive RF circuitry and is robust to process, voltage and temperature variations. A case study on the third order intermodulation of the channel select filter for a full 10MHz Long Term Evolution (LTE) reception bandwidth is used to demonstrate the feasibility and effectiveness of the technique.

[1]  Martin Clara,et al.  A 6bit, 1.2GSps Low-Power Flash-ADC in 0.13µm Digital CMOS , 2004, DATE.

[2]  José Silva-Martínez,et al.  OTA linearity enhancement technique for high frequency applications with IM3 below -65 dB , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Ali Hajimiri,et al.  A rail-to-rail input receiver employing successive regeneration and adaptive cancellation of intermodulation products , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[4]  Yi-Jen Chan,et al.  A New Linearization Technique for CMOS RF Mixer Using Third-Order Transconductance Cancellation , 2008, IEEE Microwave and Wireless Components Letters.

[5]  S. Haykin,et al.  Adaptive Filter Theory , 1986 .

[6]  Kwang Young Kim,et al.  A Low Power 6-bit Flash ADC With Reference Voltage and Common-Mode Calibration , 2008, IEEE Journal of Solid-State Circuits.

[7]  Erik Dahlman,et al.  4G: LTE/LTE-Advanced for Mobile Broadband , 2011 .

[8]  Kwang Young Kim,et al.  A low power 6-bit flash ADC with reference voltage and common-mode calibration , 2008, VLSIC 2008.

[9]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[10]  Edgar Sánchez-Sinencio,et al.  Robust highly linear high-frequency CMOS OTA with IM3 below - 70 dB at 26 MHz , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Mohammad Sharifkhani,et al.  A 4-Bit, 1.6 GS/s Low Power Flash ADC, Based on Offset Calibration and Segmentation , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Henrik Sjöland,et al.  A 0.7 to 3 GHz wireless receiver front end in 65-nm CMOS with an LNA linearized by positive feedback , 2013 .

[13]  Jan Craninckx,et al.  A 2.2 mW 1.75 GS/s 5 Bit Folding Flash ADC in 90 nm Digital CMOS , 2009, IEEE Journal of Solid-State Circuits.

[14]  F. Kuttner,et al.  A 6-bit 1.2-GS/s low-power flash-ADC in 0.13-/spl mu/m digital CMOS , 2005, IEEE Journal of Solid-State Circuits.

[15]  A. Hajimiri,et al.  Equalization of Third-Order Intermodulation Products in Wideband Direct Conversion Receivers , 2008, IEEE Journal of Solid-State Circuits.

[16]  Kwyro Lee,et al.  A new linearization technique for MOSFET RF amplifier using multiple gated transistors , 2000 .

[17]  Ali M. Niknejad,et al.  A Highly Linear Broadband CMOS LNA Employing Noise and Distortion Cancellation , 2007, IEEE Journal of Solid-State Circuits.

[18]  V. Aparin,et al.  An integrated LMS adaptive filter of TX leakage for CDMA receiver front ends , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.