COMMUNICATION CO-PROCESSOR DESIGN BY COMPOSITION OF PARAMETERIZED CELLS

We deal with hardware block interconnection in Systems-on-Chip. The cost of writing the glue code grows together with the complexity of such systems. To write such code manually is time consuming. We present a method of communication co-processor generation for multi-processor SoCs. The method is based on composition of the parameterized library cells. The cells are parameterized using external macro language. The parameterization and decomposition of the CC allows decreasing the size of the library, increases code reuse and testability of the components without loss of performance and flexibility. We present a VDSL application as a case study for our approach.

[1]  Johnny Öberg,et al.  ProGram : a grammar-based method for specification and hardware synthesis of communication protocols , 1999 .

[2]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..

[3]  Reinaldo A. Bergamaschi,et al.  Designing systems-on-chip using cores , 2000, DAC.

[4]  Anoop Gupta,et al.  Parallel computer architecture - a hardware / software approach , 1998 .

[5]  Gabriela Nicolescu,et al.  Component-based design approach for multicore SoCs , 2002, DAC '02.

[6]  Andreas Gerstlauer,et al.  System Design - A Practical Guide with SpecC , 2001 .

[7]  Hugo De Man,et al.  Constructing application-specific heterogeneous embedded architectures from custom HW/SW applications , 1996, DAC '96.

[8]  Alberto L. Sangiovanni-Vincentelli,et al.  Automatic synthesis of interfaces between incompatible protocols , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[9]  Daniel Gajski,et al.  Synthesis of system-level bus interfaces , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[10]  Erwin A. de Kock,et al.  COSY communication IP's , 2000, Proceedings 37th Design Automation Conference.

[11]  유승주.  Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip , 2001 .

[12]  G. Nicollini,et al.  A 2.7-V 11.8-mW baseband ADC with 72-dB dynamic range for GSM applications , 2000, IEEE Journal of Solid-State Circuits.

[13]  Masaaki Oka,et al.  Designing and programming the emotion engine , 1999, IEEE Micro.

[14]  Stamatis Vassiliadis,et al.  Parallel Computer Architecture , 2000, Euro-Par.

[15]  M. D. Nava,et al.  The Zipper prototype: a complete and flexible VDSL multicarrier solution , 2002 .

[16]  Jan Madsen,et al.  Integrating communication protocol selection with partitioning in hardware/software codesign , 1998, Proceedings. 11th International Symposium on System Synthesis (Cat. No.98EX210).

[17]  Giovanni De Micheli,et al.  Automated composition of hardware components , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[18]  David E. Culler,et al.  A Hardware / Software Approach , 1997 .