A general router for analog layout
暂无分享,去创建一个
[1] C. Y. Lee. An Algorithm for Path Connections and Its Applications , 1961, IRE Trans. Electron. Comput..
[2] C.A. Laber,et al. A family of differential NMOS analog circuits for a PCM codec filter chip , 1982, IEEE Journal of Solid-State Circuits.
[3] Carlo H. Séquin,et al. Automatic layout generation for CMOS operational amplifiers , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[4] P. Gray,et al. High-frequency CMOS switched-capacitor filters for communications application , 1983 .
[5] Hitoshi Kitazawa,et al. A Parallel Adaptable Routing Algorithm and its Implementation on a Two-Dimensional Array Processor , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Alberto L. Sangiovanni-Vincentelli,et al. A Detailed Router Based on Incremental Routing Modifications: Mighty , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] T. Ohtsuki,et al. Layout design and verification , 1986 .
[8] Alberto Sangiovanni-Vincentelli,et al. Automatic Layout of Integrated Circuits , 1987 .
[9] Rob A. Rutenbar,et al. Automatic layout of custom analog cells in ANAGRAM , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[10] Ron Y. Pinter,et al. Optimal Chaining of CMOS Transistors in a Functional Cell , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[11] Eric A. Vittoz,et al. IDAC: an interactive design tool for analog CMOS circuits , 1987 .