A method and structure for the development of a test program for integrated semiconductor circuits