A dynamic body-biased SRAM with asymmetric halo implant MOSFETs

In this paper, we propose an SRAM macro that realizes 0.5V operation by combining a device technique with simple design architecture. Regarding the device technique, we utilize asymmetric halo implant MOSFETs, which enables to enhance both the static noise margin and write margin of SRAM, simultaneously. As for the design technique, dynamic body-bias scheme which operates body bias dynamically is introduced to overcome the speed degradation due to lower supply voltage. Showing measured data fabricated on 45nm CMOS technology, we demonstrate a plausible scenario for achieving 0.5V operating SoC products.

[1]  J. Tschanz,et al.  Ultra-low voltage circuits and processor in 180nm to 90nm technologies with a swapped-body biasing technique , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  Nitin Borkar,et al.  Process, Temperature, and Supply-Noise Tolerant 45$~$nm Dense Cache Arrays With Diffusion-Notch-Free (DNF) 6T SRAM Cells and Dynamic Multi-Vcc Circuits , 2009, IEEE Journal of Solid-State Circuits.

[3]  Shuhei Tanakamaru,et al.  70% read margin enhancement by VTH mismatch self-repair in 6T-SRAM with asymmetric pass gate transistor by zero additional cost, post-process, local electron injection , 2010, 2010 Symposium on VLSI Circuits.

[4]  Kaushik Roy,et al.  Asymmetric halo CMOSFET to reduce static power dissipation with improved performance , 2005, IEEE Transactions on Electron Devices.

[5]  H. Pilo,et al.  An SRAM Design in 65-nm Technology Node Featuring Read and Write-Assist Circuits to Expand Operating Voltage , 2007, IEEE Journal of Solid-State Circuits.

[6]  Koji Nii,et al.  A 45nm Low-Standby-Power Embedded SRAM with Improved Immunity Against Process and Temperature Variations , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  Koji Nii,et al.  A 0.5V 100MHz PD-SOI SRAM with enhanced read stability and write margin by asymmetric MOSFET and forward body bias , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[8]  Chingwei Yeh,et al.  A 230mV-to-500mV 375KHz-to-16MHz 32b RISC Core in 0.18μm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  Ching-Te Chuang,et al.  Relaxing Conflict Between Read Stability and Writability in 6T SRAM Cell Using Asymmetric Transistors , 2009, IEEE Electron Device Letters.

[10]  M. Yamaoka,et al.  Operating-margin-improved SRAM with column-at-a-time body-bias control technique , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.