A Process-based Reconfigurable SystemC Module for simulation speedup

As Multi-Processor Systems-on-Chip (MPSoC) architectures become more and more complex, Design Space Exploration (DSE) becomes the only viable solution for finding the pareto-optimal designs. To evaluate each solution with real dataset, DSE has to simulate the design under test, which is modeled as a Virtual Platform usually written in SystemC. However, the simulation is a very slow task which includes non-productive time periods like system initialization, while the platform re-compilation also imposes a significant overhead. In this paper, a Process-based Reconfigurable Module is used in order to bypass the non-productive simulation parts, thus accelerating the simulation. The effectiveness of the proposed methodology is proved with a series of computationally intensive multimedia applications, where the simulation time improvements reach 34% on average.

[1]  Oliver Diessel,et al.  Modeling Dynamically Reconfigurable Systems for Simulation-Based Functional Verification , 2011, 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines.

[2]  Kenichi Kuroda,et al.  Dynamic Module Library for System Level Modeling and Simulation of Dynamically Reconfigurable Systems , 2008, J. Comput..

[3]  Andreas Schallenberg,et al.  Dynamic Partial Self-Reconfiguration: Quick Modeling, Simulation, and Synthesis , 2010 .

[4]  Matthias Gries,et al.  Methods for evaluating and covering the design space during early design development , 2004, Integr..

[5]  Wolfgang Nebel,et al.  PolyDyn - Object-Oriented Modelling and Synthesis Targeting Dynamically Reconfigurable FPGAs , 2010, Dynamically Reconfigurable Systems.

[6]  Fabrizio Ferrandi,et al.  SyCERS: a SystemC Design Exploration Framework for SoC Reconfigurable Architecture , 2006, ERSA.

[7]  Philipp A. Hartmann,et al.  ReChannel: Describing and simulating reconfigurable hardware in systemC , 2008, TODE.

[8]  Chun-Hsian Huang,et al.  Perfecto: A Systemc-Based Performance Evaluation Framework for Dynamically Partially Reconfigurable Systems , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[9]  Jürgen Becker,et al.  Modelling and Simulation of Dynamic and Partially Reconfigurable Systems using SystemC , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[10]  Axel Jantsch,et al.  The Andres Project: Analysis and Design of Run-Time Reconfigurable, Heterogeneous Systems , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[11]  Kostas Masselos,et al.  System-level modeling of dynamically reconfigurable hardware with SystemC , 2003, Proceedings International Parallel and Distributed Processing Symposium.