A New LDPC Decoder for the DVB-S2 Receiver

This paper proposes a new LDPC decoder for the DVB-S2 receiver. This new decoder contains a set of equivalent LDPC decoders operating in parallel mode. The simulation results show that this decoder can improve the performance of DVB-S2 receiver with acceptable complexity. Furthermore, a new adaptive decoding technique for a trade-off between the calculation complexity and the required performance in the DVB-S2 receiver is proposed.

[1]  Marc P. C. Fossorier,et al.  Iterative reliability based decoding of LDPC codes , 2001, Proceedings. 2001 IEEE International Symposium on Information Theory (IEEE Cat. No.01CH37252).

[2]  Robert Michael Tanner,et al.  A recursive approach to low complexity codes , 1981, IEEE Trans. Inf. Theory.

[3]  William E. Ryan,et al.  Low-floor decoders for LDPC codes , 2009, IEEE Transactions on Communications.

[4]  Thomas J. Richardson,et al.  Error Floors of LDPC Codes , 2003 .

[5]  W. Ryan,et al.  LDPC decoder strategies for achieving low error floors , 2008, 2008 Information Theory and Applications Workshop.

[6]  Marc P. C. Fossorier,et al.  Iterative reliability-based decoding of linear block codes with adaptive belief propagation , 2005, IEEE Communications Letters.

[7]  Joachim Hagenauer,et al.  Iterative decoding of binary block and convolutional codes , 1996, IEEE Trans. Inf. Theory.

[8]  Johannes B. Huber,et al.  The Trapping Redundancy of Linear Block Codes , 2006, IEEE Transactions on Information Theory.