Fast Timing Simulation Of Transient Faults In Digital Circuits

Transient fault simulation is an important verification activity for circuits used in critical applications since such faults account for over 80% of all system failures. This paper presents a timing level transient fault simulator that bridges the gap between electrical and gate-level transient fault simulators. A generic MOS circuit primitive and analytical solutions of node differential equations are used to perform transistor level simulation with accurate MOS-FET models. The transient fault is modeled by a piecewise quadratic injected current waveform; this retains the electrical nature of the transient fault and provides SPICE-like accuracy. Detailed comparisons with SPICE3 show the accuracy of this technique and speedups of two orders of magnitude are observed for circuits containing up to 2000 transistors. Latched error distributions of the benchmark circuits are also provided.

[1]  G. C. Messenger,et al.  Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.

[2]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[3]  Ravishankar K. Iyer,et al.  Analog-digital simulation of transient-induced logic errors and upset susceptibility of an advanced control system , 1990 .

[4]  Sung-Mo Kang,et al.  Fast and accurate timing simulation with regionwise quadratic models of MOS I-V characteristics , 1994, ICCAD.

[5]  Elizabeth M. Rudnick,et al.  A fast and accurate gate-level transient fault simulation environment , 1993, FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing.

[6]  S. Davidson,et al.  Sequential Circuit Test Generator (STG) benchmark results , 1989, IEEE International Symposium on Circuits and Systems,.

[7]  Sung-Mo Kang,et al.  Analytic transient solution of general MOS circuit primitives , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Resve Saleh,et al.  Simulation and analysis of transient faults in digital circuits , 1992 .

[9]  Ravishankar K. Iyer,et al.  A Measurement-Based Model for Workload Dependence of CPU Errors , 1986, IEEE Transactions on Computers.

[10]  S.M. Kang,et al.  Fast And Accurate Timing Simulation With Regionwise Quadratic Models Of Mos I-V Characteristics , 1994, IEEE/ACM International Conference on Computer-Aided Design.