论文信息 - Effects of analog multiplier offsets on on-chip learning

Effects of analog multiplier offsets on on-chip learning

Offsets inherent in analog circuits have been big obstacle in analog implementations of backpropagation algorithm. In this article the effects of analog multiplier offsets on on-chip learning are systematically analyzed. Offsets in a multiplier are mathematically modeled and incorporated into backpropagation learning equations. The deformed equations are investigated to show how the offsets degrade learning performance and under which conditions the neuron's output fails to converge. Simulation results agree well with analytic calculations.

Soo-Young Lee | Y. K. Choi | K. H. Ahn

[1] Takashi Morie,et al. An all-analog expandable neural network LSI with on-chip backpropagation learning , 1994, IEEE J. Solid State Circuits.

[2] Soo-Young Lee,et al. Subthreshold MOS implementation of neural networks with on-chip error backpropagation learning , 1993, Proceedings of 1993 International Conference on Neural Networks (IJCNN-93-Nagoya, Japan).

[3] Howard C. Card,et al. Tolerance to analog hardware of on-chip learning in backpropagation networks , 1995, IEEE Trans. Neural Networks.

[4] Alan F. Murray,et al. Synaptic weight noise during multilayer perceptron training: fault tolerance and training improvements , 1993, IEEE Trans. Neural Networks.