Digital Simulation with Multiple Logic Values

Multiple-valued logics have long been used, often in intuitive fashion, for simulating transients, errors, unknown states, variable-strength signals, etc., in binary digital circuits. This paper presents a rigorous algebraic method for analyzing such logics, and for systematically constructing new ones. Starting with a basis such as 2-valued Boolean algebra, new algebras suitable for a broad range of practical simulation tasks are obtained systematically via a small set of expansion operations. This approach is applied in detail to the construction of families of simulation algebras for gate-level logic circuits; switch-level simulation is also considered. It is concluded that current simulation programs frequently lack essential logic values, and occasionally have superfluous ones. Some major discrepancies in the number of distinct logic values claimed by commercial simulators are also explained.

[1]  John P. Hayes,et al.  CALCULUS FOR TESTING COMPLEX DIGITAL SYSTEMS. , 1980 .

[2]  Stephen A. Szygenda,et al.  Three levels of accuracy for the simulation of different fault types in digital systems , 1975, DAC '75.

[3]  Melvin A. Breuer A Note on Three-Valued Logic Simulation , 1972, IEEE Transactions on Computers.

[4]  Randal E. Bryant MOSSIM: A Switch-Level Simulator for MOS LSI , 1981, 18th Design Automation Conference.

[5]  A.E. Ruehli,et al.  Circuit analysis, logic simulation, and design verification for VLSI , 1983, Proceedings of the IEEE.

[6]  Edward B. Eichelberger,et al.  Hazard Detection in Combinational and Sequential Switching Circuits , 1965, IBM J. Res. Dev..

[7]  John P. Hayes,et al.  An Experimental MOS Fault Simulation Program CSASIM , 1984, 21st Design Automation Conference Proceedings.

[8]  John P. Hayes Fault Modeling for Digital MOS Integrated Circuits , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Sheldon B. Akers A Logic System for Fault Test Generation , 1976, IEEE Transactions on Computers.

[10]  Daniel W. Lewis Hazard detection by a quinary simulation of logic devices with bounded propagation delays , 1972, DAC '72.

[11]  Peter Flake,et al.  An Algebra for Logic Strength Simulation , 1983, 20th Design Automation Conference Proceedings.

[12]  Melvin A. Breuer,et al.  Procedures for Eliminating Static and Dynamic Hazards in Test Generation , 1974, IEEE Transactions on Computers.

[13]  Giuseppe Fantauzzi An Algebraic Model for the Analysis of Logical Circuits , 1974, IEEE Transactions on Computers.

[14]  Peter Muth,et al.  A Nine-Valued Circuit Model for Test Generation , 1976, IEEE Transactions on Computers.