Multiple-Ramp Column-Parallel ADC Architectures for CMOS Image Sensors

This paper presents a CMOS imager with a column-parallel ADC architecture based on a multiple-ramp single-slope (MRSS) ADC. Like the well-known column-level single-slope ADC, an MRSS ADC uses a very simple analog column circuit, which mainly consists of an analog comparator and some switches. A prototype imager using the MRSS ADC architecture was realized in a 0.25 CMOS process. Measurements demonstrate that the conversion speed of an MRSS ADC is 3.3 higher than a single-slope ADC while dissipating only 16% more power. Furthermore, the MRSS ADC can be easily adapted to exhibit a companding characteristic, which exploits the amplitude-dependent nature of the photon shot noise present in imager signals. Measurements show that the resulting multiple-ramp multiple-slope ADC is 25% faster than an MRSS ADC while dissipating the same amount of power.

[1]  Woodward Yang,et al.  An integrated 800/spl times/600 CMOS imaging system , 1999 .

[2]  Chan-Ki Kim,et al.  A novel double slope analog-to-digital converter for a high-quality 640/spl times/480 CMOS imaging system , 1999, ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361).

[3]  Leif Lindgren.  A New Simultaneous Multislope ADC Architecture for Array Implementations , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Bedabrata Pain,et al.  CMOS active pixel sensor with on-chip successive approximation analog-to-digital converter , 1997 .

[5]  Bernard M. Smith.  Instantaneous companding of quantized signals , 1957 .

[6]  S. Decker,et al.  A 256/spl times/256 CMOS imaging array with wide dynamic range pixels and column-parallel digital output , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[7]  I. Takayanagi,et al.  A 1 1/4 inch 8.3M pixel digital output CMOS APS for UDTV application , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[8]  Chen Xu,et al.  A 1/2.5 inch 8.1Mpixel CMOS Image Sensor for Digital Cameras , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  K. Findlater,et al.  SXGA pinned photodiode CMOS image sensor in 0.35 /spl mu/m technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[10]  Albert J. P. Theuwissen,et al.  A CMOS Image Sensor with a Column-Level Multiple-Ramp Single-Slope ADC , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[11]  Robert Henderson,et al.  12.4 SXGA Pinned Photodiode CMOS Image Sensor in 0.35µm Technology , 2003 .

[12]  T. Arakawa,et al.  A 60 mW 10 b CMOS image sensor with column-to-column FPN reduction , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[13]  P. Holloway.  A trimless 16b digital potentiometer , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[14]  C. L. Maddox,et al.  D2 channel bank: Multiplexing and coding , 1972 .

[15]  A. Suzuki,et al.  High-Speed Digital Double Sampling with Analog CDS on Column Parallel ADC Architecture for Low-Noise Active Pixel Sensor , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.