Fat-Tree-Based Optical Interconnection Networks Under Crosstalk Noise Constraint

Optical networks-on-chip (ONoCs) have shown the potential to be substituted for electronic networks-on-chip (NoCs) to bring substantially higher bandwidth and more efficient power consumption in both onand off-chip communication. However, basic optical devices, which are the key components in constructing ONoCs, experience inevitable crosstalk noise and power loss; the crosstalk noise from the basic devices accumulates in large-scale ONoCs and considerably hurts the signal-to-noise ratio (SNR) as well as restricts the network scalability. For the first time, this paper presents a formal system-level analytical approach to analyze the worst-case crosstalk noise and SNR in arbitrary fat-tree-based ONoCs. The analyses are performed hierarchically at the basic optical device level, then at the optical router level, and finally at the network level. A general 4 × 4 optical router model is considered to enable the proposed method to be adaptable to fat-tree-based ONoCs using an arbitrary 4×4 optical router. Utilizing the proposed general router model, the worst-case SNR link candidates in the network are determined. Moreover, we apply the proposed analyses to a case study of fat-tree-based ONoCs using an optical turnaround router (OTAR). Quantitative simulation results indicate low values of SNR and scalability constraints in large scale fat-tree-based ONoCs, which is due to the high power of crosstalk noise and power loss. For instance, in fat-tree-based ONoCs using the OTAR, when the injection laser power equals 0 dBm, the crosstalk noise power is higher than the signal power when the number of processor cores exceeds 128; when it is equal to 256, the signal power, crosstalk noise power, and SNR are -17.3, -11.9, and -5.5 dB, respectively.

[1]  L. Eskildsen,et al.  Performance implications of component crosstalk in transparent lightwave networks , 1994, IEEE Photonics Technology Letters.

[2]  David Z. Pan,et al.  GLOW: A global router for low-power thermal-reliable interconnect synthesis using photonic wavelength multiplexing , 2012, 17th Asia and South Pacific Design Automation Conference.

[3]  Laura Strauss,et al.  Optical Networks A Practical Perspective , 2016 .

[4]  Moshe Tur,et al.  Solution paths to limit interferometric noise induced performance degradation in ASK/direct detectio , 1996 .

[5]  Wei Zhang,et al.  Systematic Analysis of Crosstalk Noise in Folded-Torus-Based Optical Networks-on-Chip , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Luca P. Carloni,et al.  Physical-Layer Modeling and System-Level Design of Chip-Scale Photonic Interconnection Networks , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Chin-Tau Lea,et al.  Crosstalk Analysis for Microring Based Optical Interconnection Networks , 2012, Journal of Lightwave Technology.

[8]  Wei Zhang,et al.  Crosstalk noise and bit error rate analysis for optical network-on-chip , 2010, Design Automation Conference.

[9]  Lidija Sekaric,et al.  Coupled resonator optical waveguides based on silicon-on-insulator photonic wires , 2006 .

[10]  Wei Zhang,et al.  A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[11]  Rodney S. Tucker,et al.  Performance of WDM ring and bus networks in the presence of homodyne crosstalk , 1999 .

[12]  Wei Zhang,et al.  Floorplan Optimization of Fat-Tree-Based Networks-on-Chip for Chip Multiprocessors , 2014, IEEE Transactions on Computers.

[13]  F. Xia,et al.  Ultracompact optical buffers on a silicon chip , 2007 .

[14]  Wei Zhang,et al.  Formal Worst-Case Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  A. Tsarev,et al.  Silicon wire waveguide crossing with negligible loss and crosstalk , 2012 .

[16]  Luca Benini,et al.  Networks on chip: a new paradigm for systems on chip design , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[17]  N. Feng,et al.  Low loss silicon waveguides for application of optical interconnects , 2010, IEEE Photonics Society Summer Topicals 2010.

[18]  Rodney S. Tucker,et al.  A comparison of the homodyne crosstalk characteristics of optical add-drop multiplexers , 2001 .

[19]  Chyong-Hua Chen.  Waveguide crossings by use of mutlimode tapered structures , 2012, 2012 21st Annual Wireless and Optical Communications Conference (WOCC).

[20]  F. Xia,et al.  Ultra-compact high order ring resonator filters using submicron silicon photonic wires for on-chip optical interconnects. , 2007, Optics express.

[21]  H. Thacker,et al.  A tunable 1x4 silicon CMOS photonic wavelength multiplexer/demultiplexer for dense optical interconnects. , 2010, Optics express.

[22]  Xiu-Dong Sun,et al.  Compact and low crosstalk waveguide crossing using impedance matched metamaterial , 2010 .

[23]  Guo-Qiang Lo,et al.  A CMOS-Compatible, Low-Loss, and Low-Crosstalk Silicon Waveguide Crossing , 2013, IEEE Photonics Technology Letters.

[24]  Hui Chen,et al.  On-Chip Optical Interconnect Roadmap: Challenges and Critical Directions , 2005, IEEE Journal of Selected Topics in Quantum Electronics.