论文信息 - Improving Dual-Slope A/D Converter with Noise-Shaping and Digital Filtering Techniques

Improving Dual-Slope A/D Converter with Noise-Shaping and Digital Filtering Techniques

The paper describes a modification of a dual-slope ADC (Analog to Digital Converter) by using oversampling, noise-shaping and digital filtering techniques. Elaborated MATLAB/SIMULINK models were used to verify the proposed solution. The simulation results show the improvement such as 4-bit dual-slope ADC can be used to reach an effective resolution compatible with 10 bits. The physical implementation of the proposed CIC filter was synthesized into FPGA Artix-7 platform.

Joao Goes | Witold Machowski | Pawel Sniatala | Dawid Makowski | Sergio Salas Arriaran

[1] E. Hogenauer,et al. An economical class of digital filters for decimation and interpolation , 1981 .

[2] Che-Wei Huang,et al. A self-powered CMOS reconfigurable multi-sensor SoC for biomedical applications , 2013, 2013 Symposium on VLSI Circuits.

[3] Saeed Mohammadi,et al. A low power programmable dual-slope ADC for single-chip RFID sensor nodes , 2017, 2017 IEEE 17th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF).

[4] Gabor C. Temes,et al. Noise-shaped integrating quantisers in ΔΣ modulators , 2009 .

[5] Un-Ku Moon,et al. A Third-Order DT $\Delta\Sigma$ Modulator Using Noise-Shaped Bi-Directional Single-Slope Quantizer , 2011, IEEE Journal of Solid-State Circuits.

[6] Andrzej Handkiewicz,et al. Current mode sigma-delta modulator designed with the help of transistor’s size optimization tool , 2015 .

[7] Paweł Śniatała. CMOS Current Mode ΣΔ Modulators , 2016 .

[8] Nuno Paulino,et al. A 0.7 V 256 μW ΔΣ modulator with passive RC integrators achieving 76 dB DR in 2 MHz BW , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[9] Un-Ku Moon,et al. A third-order DT ΔΣ modulator using noise-shaped bidirectional single-slope quantizer , 2011, 2011 IEEE International Solid-State Circuits Conference.

[10] Blazej Nowacki,et al. 15.3 A 1V 77dB-DR 72dB-SNDR 10MHz-BW 2-1 MASH CT ΔΣM , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).