论文信息 - Encryption Time Comparison of AES on FPGA and Computer

Encryption Time Comparison of AES on FPGA and Computer

Advanced Encryption Standard (AES), which is approved and published by Federal Information Processing Standard (FIPS), is a cryptographic algorithm that can be used to protect electronic data. The AES algorithm can be programmed in software or hardware. This paper presents encryption time comparison of the AES algorithm on FPGA and computer. In the study, Verilog HDL and C programming language is used on the FPGA and computer, respectively. The AES algorithm with 128-bit input and key length 128-bit (AES-128) was simulated on Xilinx ISE Design Suite 13.3. It was observed that, the AES algorithm runs on the FPGA faster than on a computer. We measured the time of encryption on FPGA and computer. Encryption time is 390ns of AES on FPGA and 11 μs of AES on a computer.

Yasin Akman | Tarık Yerlikaya

[1] Kimmo Järvinen,et al. Comparative survey of high-performance cryptographic algorithm implementations on FPGAs , 2005 .

[2] William Stallings,et al. Cryptography and network security , 1998 .

[3] Saudi Arabia,et al. Efficient Hardware Realization of Advanced Encryption Standard Algorithm using Virtex-5 FPGA , 2009 .

[4] Xinggang Wang,et al. Pipelined implementation of AES encryption based on FPGA , 2010, 2010 IEEE International Conference on Information Theory and Information Security.

[5] Simon Heron,et al. Encryption: Advanced Encryption Standard (AES) , 2009 .

[6] William Stallings,et al. Cryptography and Network Security: Principles and Practice , 1998 .

[7] Vincent Rijmen,et al. The Design of Rijndael , 2002, Information Security and Cryptography.