A 31.7-GHz high linearity millimeter-wave CMOS LNA using an ultra-wideband input matching technique

A CMOS low-noise amplifier (LNA) operating at 31.7 GHz with a low input return loss (S11/ and high linearity is proposed. The wideband input matching was achieved by employing a simple LC compounded network to generate more than one S11 dip below -10 dB level. The principle of the matching circuit is analyzed and the critical factors with significant effect on the input impedance (Zin/ are determined. The relationship between the input impedance and the load configuration is explored in depth, which is seldom concentrated upon previously. In addition, the noise of the input stage is modeled using a cascading matrix instead of conventional noise theory. In this way Zin and the noise figure can be calculated using one uniform formula. The linearity analysis is also performed in this paper. Finally, an LNA was designed for demonstration purposes. The measurement results show that the proposed LNA achieves a maximum power gain of 9.7 dB and an input return loss of < -10 dB from 29 GHz to an elevated frequency limited by the measuring range. The measured input-referred compression point and the third order inter-modulation point are -7.8 and 5.8 dBm, respectively. The LNA is fabricated in a 90-nm RF CMOS process and occupies an area of 755 670 m 2 including pads. The whole circuit dissipates a DC power of 24 mW from one 1.3-V supply.

[1]  F. Ellinger.  26-42 GHz SOI CMOS low noise amplifier , 2004, IEEE Journal of Solid-State Circuits.

[2]  Guo-Wei Huang,et al.  Analysis and Design of a CMOS UWB LNA With Dual-$RLC$-Branch Wideband Input Matching Network , 2010, IEEE Transactions on Microwave Theory and Techniques.

[3]  H. Zirath,et al.  90 nm CMOS MMIC amplifier , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.

[4]  Liu Xunchun,et al.  A Ka Broadband High Gain Monolithic LNA with a Noise Figure of 2dB , 2008 .

[5]  Wei-Han Cho,et al.  An Ultra-Low-Power 24 GHz Low-Noise Amplifier Using 0.13 $\mu{\rm m}$ CMOS Technology , 2010, IEEE Microwave and Wireless Components Letters.

[6]  G. S. Dow,et al.  High-performance in W-band monolithic pseudomorphic InGaAs HEMT LNA's and design/analysis methodology , 1992 .

[7]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[8]  Gabriel M. Rebeiz,et al.  Ka-Band SiGe HBT Low Phase Imbalance Differential 3-Bit Variable Gain LNA , 2008, IEEE Microwave and Wireless Components Letters.

[9]  Y.-S. Lin,et al.  3.1 dB NF 20-29 GHz CMOS UWB LNA using a T-match input network , 2010 .

[10]  T.H. Lee,et al.  A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[11]  Yo-Sheng Lin,et al.  Analysis and Design of a 1.6–28-GHz Compact Wideband LNA in 90-nm CMOS Using a $ \pi $-Match Input Network , 2010, IEEE Transactions on Microwave Theory and Techniques.

[12]  R.W. Brodersen,et al.  Millimeter-wave CMOS design , 2005, IEEE Journal of Solid-State Circuits.