Design and implementation of the "G2" PowerPC/sup TM/ 603e-embedded microprocessor core

New and emerging demands in the embedded market has precipitated in the development of the "G2" PowerPC 603e microprocessor into a reusable hard core. The demands and requirements of an embedded core microprocessor require significant changes in the physical design, verification and test strategies. Reuse and standardization in design data and test data present new challenges for an existing family of microprocessors.

[1]  Craig Hunter,et al.  Balancing structured and ad-hoc design for test: testing of the PowerPC 603 microprocessor , 1994, Proceedings., International Test Conference.

[2]  Lee Whetsel,et al.  An IEEE 1149.1 based test access architecture for ICs with embedded cores , 1997, Proceedings International Test Conference 1997.

[3]  Brad Burgess,et al.  A 63 PowerPCTM Superscalar Low-Power Microprocessor , 1997 .

[4]  Carol Pyron,et al.  Next generation PowerPC/sup TM/ microprocessor test strategy improvements , 1997, Proceedings International Test Conference 1997.

[5]  Bradley G. Burgess,et al.  The PowerPC 603 microprocessor: a high performance, low power, superscalar RISC microprocessor , 1994, Proceedings of COMPCON '94.

[6]  Brad Burgess,et al.  A G3 PowerPC/sup TM/ superscalar low-power microprocessor , 1997, Proceedings IEEE COMPCON 97. Digest of Papers.

[7]  W. C. Bruce,et al.  Implementing 1149.1 in the PowerPC RISC microprocessor family , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).