Analysis of thermal noise in scaled MOS devices and RF circuits

Abstract In this paper physics-based numerical simulation is applied to the evaluation of the noise performance of MOS devices and circuits for technologies with minimum feature size ranging from 0.25 to 0.1 μm. Adopting a simulation approach for noise calculations that considers the transistor as an active transmission line and by post-processing the results of two-dimensional hydrodynamic device simulations, a detailed analysis of the dependences of MOSFET noise parameters and minimum noise figure (NF) on bias and technology scaling is carried out. Furthermore, the impact of scaling on the performance of a simple low noise amplifier is analyzed; analytical models and physics-based device simulations provide predictions about the trend of NF and power consumption of the amplifier, for operation frequencies from 900 MHz up to 20 GHz. The results of this work confirm that noise performance improve as CMOS technology is scaled down, increasing the interest for CMOS low-noise amplifiers.

[1]  G. Gonzalez.  Microwave Transistor Amplifiers: Analysis and Design , 1984 .

[2]  T. Manku,et al.  Quasi-3D device simulation for microwave noise characterization of MOS devices , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[3]  T. Ohguro,et al.  The impact of scaling down to deep-submicron on CMOS RF circuits , 1998, Proceedings of the 23rd European Solid-State Circuits Conference.

[4]  H.R. Rategh,et al.  A 5-GHz CMOS wireless LAN receiver front end , 2000, IEEE Journal of Solid-State Circuits.

[5]  Fabrizio Bonani,et al.  An efficient approach to noise analysis through multidimensional physics-based models , 1998 .

[6]  D.B.M. Klaassen,et al.  Accurate thermal noise model for deep-submicron CMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[7]  W. Heinrich,et al.  High-frequency FET noise performance: a new approach , 1989 .

[8]  Giovanni Ghione,et al.  A computationally efficient unified approach to the numerical analysis of the sensitivity and noise of semiconductor devices , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Thomas H. Lee.  The Design of CMOS Radio-Frequency Integrated Circuits , 1998 .

[10]  A.A. Abidi,et al.  High-frequency noise measurements on FET's with small dimensions , 1986, IEEE Transactions on Electron Devices.

[11]  A. van der Ziel,et al.  Noise in solid-state devices and lasers , 1970 .

[12]  Robert W. Dutton,et al.  An accurate and efficient high frequency noise simulation technique for deep submicron MOSFETs , 2000 .

[13]  Yuan Taur,et al.  4- and 13-GHz tuned amplifiers implemented in a 0.1-/spl mu/m CMOS technology on SOI, SOS, and bulk substrates , 1998 .

[14]  Claudio Fiegna.  The effects of scaling on the performance of small-signal MOS amplifiers , 2002 .