Cooling codes: Thermal-management coding for high-performance interconnects

High temperatures have dramatic negative effects on interconnect performance. Numerous techniques have been proposed to reduce the power dissipation of on-chip buses but they fall short of fully addressing the thermal challenges posed by high-performance interconnects. We introduce new efficient coding schemes that directly control the peak temperature of a bus by effectively cooling its hottest wires. This is achieved by avoiding state transitions on the hottest wires for as long as necessary until their temperature drops off. At the same time, we reduce the average power consumption by ensuring that the total number of state transitions on all the wires is bounded. Our solutions call for redundancy: we use n > k wires to encode a given k-bit bus. Therefore, it is important to determine the minimum possible number of wires n needed to encode k bits while satisfying the desired properties. We provide full analysis in each case, and show that the number of additional wires required to cool the t hottest wires is negligible when k is large. Moreover, the resulting encoders and decoders are fully practical. They do not require significant computational overhead and can be implemented without sacrificing a large circuit area.

[1]  Luca Benini,et al.  Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems , 1997, Proceedings Great Lakes Symposium on VLSI.

[2]  Enrico Macii,et al.  Thermal-Aware Design Techniques for Nanometer CMOS Circuits , 2008, J. Low Power Electron..

[3]  Peter Petrov,et al.  Low-power instruction bus encoding for embedded processors , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Richard M. Wilson,et al.  A course in combinatorics , 1992 .

[5]  Gyula O. H. Katona,et al.  Intersection theorems for systems of finite sets , 1964 .

[6]  Charles J. Colbourn,et al.  Optimal Memoryless Encoding for Low Power Off-Chip Data Buses , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[7]  Richard M. Wilson,et al.  On resolvable designs , 2006, Discret. Math..

[8]  Alexander Vardy,et al.  Error-Correcting Codes in Projective Space , 2011, IEEE Trans. Inf. Theory.

[9]  Kaustav Banerjee,et al.  Compact modeling and SPICE-based simulation for electrothermal analysis of multilevel ULSI interconnects , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[10]  Tenkasi V. Ramabadran,et al.  A coding scheme for m-out-of-n codes , 1990, IEEE Trans. Commun..

[11]  Victor K.-W. Wei,et al.  On the generalized Hamming weights of several classes of cyclic codes , 1991, IEEE Trans. Inf. Theory.

[12]  Marko Vukolic,et al.  Quorum Systems: With Applications to Storage and Consensus , 2012, Synthesis Lectures on Distributed Computing Theory.

[13]  Massoud Pedram,et al.  High-level Power Modeling, Estimation, And Optimization , 1997, Proceedings of the 34th Design Automation Conference.

[14]  Tuvi Etzion,et al.  Product Constructions for Perfect Lee Codes , 2011, IEEE Transactions on Information Theory.

[15]  Rudolf Ahlswede,et al.  Lectures on advances in combinatorics , 2008, Universitext.

[16]  Peter Keevash The existence of designs , 2014, 1401.3665.

[17]  Tuvi Etzion,et al.  Galois geometries and coding theory , 2016, Des. Codes Cryptogr..

[18]  N. J. A. Sloane,et al.  A new table of constant weight codes , 1990, IEEE Trans. Inf. Theory.

[19]  Xinmiao Zhang VLSI Architectures for Modern Error-Correcting Codes , 2015 .

[20]  O. Antoine,et al.  Theory of Error-correcting Codes , 2022 .

[21]  Anantha Chandrakasan,et al.  A bus energy model for deep submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[22]  Masahiro Fujita,et al.  Irredundant address bus encoding techniques based on adaptive codebooks for low power , 2003, ASP-DAC '03.

[23]  Anantha P. Chandrakasan,et al.  Bus Energy Reduction by Transition Pattern Coding Using a Detailed Deep Submicrometer Bus Model , 2003 .

[24]  Sarit Buzaglo,et al.  Bounds on the Size of Permutation Codes With the Kendall $\tau $ -Metric , 2014, IEEE Transactions on Information Theory.

[25]  Rudolf Ahlswede,et al.  On Perfect Codes and Related Concepts , 2001, Des. Codes Cryptogr..

[26]  Charles J. Colbourn,et al.  Quorum Systems Constructed from Combinatorial Designs , 2001, Inf. Comput..

[27]  I. G. Núñez,et al.  Generalized Hamming Weights for Linear Codes , 2001 .

[28]  Wayne P. Burleson,et al.  Collaborative sensing of on-chip wire temperatures using interconnect based ring oscillators , 2008, GLSVLSI '08.

[29]  Alexander Vardy,et al.  Cooling Codes: Thermal-Management Coding for High-Performance Interconnects , 2017, IEEE Transactions on Information Theory.

[30]  Sascha Kurz Upper bounds for partial spreads , 2017 .

[31]  Robert J. McEliece,et al.  New upper bounds on the rate of a code via the Delsarte-MacWilliams inequalities , 1977, IEEE Trans. Inf. Theory.

[32]  D. Kleitman On a combinatorial conjecture of Erdös , 1966 .

[33]  L. Ji,et al.  Resolvable Steiner Quadruple Systems for the Last 23 Orders , 2005, SIAM J. Discret. Math..

[34]  Moshe Schwartz,et al.  Codes and Anticodes in the Grassman Graph , 2002, J. Comb. Theory, Ser. A.

[35]  Robert Winter,et al.  Dimensional crossover in Sr2RuO4 within a slave-boson mean-field theory , 2008, 0812.3731.

[36]  D. K. Ray-Chaudhuri,et al.  The Existence of Resolvable Block Designs , 1973 .

[37]  Narayanan Vijaykrishnan,et al.  On-chip Bus Thermal Analysis and Optimization , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[38]  Sascha Kurz Improved upper bounds for partial spreads , 2017, Des. Codes Cryptogr..

[39]  Massoud Pedram,et al.  High-level power modeling, estimation, and optimization , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[40]  Deryk Osthus,et al.  The existence of designs via iterative absorption , 2016 .

[41]  Mary Jane Irwin,et al.  On-chip Bus Thermal Analysis and Optimization , 2006 .

[42]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[43]  Kaustav Banerjee,et al.  Analysis of non-uniform temperature-dependent interconnect performance in high performance ICs , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[44]  W. C. Elmore The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[45]  Papa Sissokho,et al.  The maximum size of a partial spread in a finite projective space , 2016, J. Comb. Theory, Ser. A.

[46]  Naresh R. Shanbhag,et al.  Information-theoretic bounds on average signal transition activity [VLSI systems] , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[47]  Enrico Macii,et al.  New Adaptive Encoding Schemes for Switching Activity Balancing in On-Chip Buses , 2007, PATMOS.

[48]  Alan Hartman,et al.  The existence of resolvable Steiner quadruple systems , 1987, J. Comb. Theory, Ser. A.

[49]  Nihar R. Mahapatra,et al.  Accurate energy dissipation and thermal modeling for nanometer-scale buses , 2005, 11th International Symposium on High-Performance Computer Architecture.