Heterogeneous Multiprocessor on a Chip Which Enables 54x AAC-LC Stereo Encoding

A heterogeneous multiprocessor on a chip has been designed and implemented. It consists of 2 CPUs and 2 DRPs (Dynamic Reconfigurable Processors). The design of DRP was intended to achieve high-performance in a small area to be integrated on a SoC for embedded systems. Memory architecture of CPUs and DRPs were unified to improve programming and compiling efficiency. 54times AAC-LC stereo encoding has been enabled with 2 DRPs at 300 MHz and 2 CPUs at 600 MHz.

[1]  S. Asano,et al.  The design and implementation of a first-generation CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[2]  Jun Shirako,et al.  Multigrain parallel processing on compiler cooperative chip multiprocessor , 2005, 9th Annual Workshop on Interaction between Compilers and Computer Architectures (INTERACT'05).